Patents Assigned to Microchip Technologies, Inc.
-
Patent number: 11934696Abstract: A method for meeting quality of service (QoS) requirements in a flash controller that includes one or more instruction queues and a neural network engine. A configuration file for a QoS neural network is loaded into the neural network engine. A current command is received at the instruction queue(s). Feature values corresponding to commands in the instruction queue(s) are identified and are loaded into the neural network engine. A neural network operation of the QoS neural network is performed using as input the identified feature values to predict latency of the current command. The predicted latency is compared to a first latency threshold. When the predicted latency exceeds the first latency threshold one or more of the commands in the instruction queue(s) are modified. The commands are not modified when the predicted latency does not exceed the latency threshold. A next command in the instruction queue(s) is then performed.Type: GrantFiled: August 10, 2021Date of Patent: March 19, 2024Assignee: Microchip Technology Inc.Inventors: Lorenzo Zuolo, Rino Micheloni
-
Patent number: 11916662Abstract: A system and method for performing rate adaptation of constant bit rate (CBR) client data for transmission over a Metro Transport Network (MTN) by defining a plurality of pseudo-Ethernet packets at a source node, assembling a plurality of Generic Mapping Procedure (GMP) frames by mapping a plurality of blocks from a stream of encoded blocks of CBR client data, a plurality of pad blocks, and GMP overhead into consecutive pseudo-Ethernet packets of the plurality of pseudo-Ethernet packets, inserting a fixed number of idle blocks between one or more of the consecutive pseudo-Ethernet packets and inserting an MTN path overhead (POH) frame that is aligned to the plurality of GMP frames to generate a plurality of rate adapted GMP frames for transmission over the MTN to an intermediate node or a sink node.Type: GrantFiled: May 16, 2022Date of Patent: February 27, 2024Assignee: Microchip Technology Inc.Inventors: Steven Scott Gorshe, Winston Mok
-
Patent number: 11892955Abstract: System and method for analyzing CXL flits at read bypass detection logic to identify bypass memory read requests and transmitting the identified bypass memory read requests over a read request bypass path directly to a transaction/application layer of the CXL memory controller, wherein the read request bypass path does not include an arbitration/multiplexing layer and a link layer of the CXL memory controller, thereby reducing the latency inherent in a CXL memory controller.Type: GrantFiled: May 10, 2022Date of Patent: February 6, 2024Assignee: Microchip Technology Inc.Inventors: Sanjay Goyal, Larrie Simon Carr, Patrick Bailey
-
Patent number: 11881775Abstract: A system and method for generating a low supply voltage and a high supply voltage from an input voltage, wherein the dependency of the high supply voltage magnitude on the magnitude of the input voltage is removed and the resulting high supply voltage magnitude is a multiple of the low supply voltage magnitude. The low supply voltage and the high voltage may be implemented in a power converter of a communication system comprising a plurality of subscriber line interface circuits (SLICs).Type: GrantFiled: April 29, 2021Date of Patent: January 23, 2024Assignee: Microchip Technology inc.Inventor: Jason Rabb
-
Patent number: 11860022Abstract: One or more examples relate to a detector. A signal that the detector is configured to sense is a differential value. Such a differential value may be indicative of a difference in self-capacitance indications that are exhibited at first and second internal capacitors. Such a differential value may be proportional to a relationship between a first material and a second material present at a device-under-test coupled to electrodes of the detector. Such a differential value may be proportional to a vertical elevation of a surface of a material present at a device-under-test coupled to electrodes of the detector. A difference in coupling capacitances may be obtained by performing complimentary acquisition processes utilizing symmetric capacitive sensors. When the acquisition processes are performed substantially simultaneously, coupling error indications that may be present in the self-capacitance indications are not present in the differential value.Type: GrantFiled: June 1, 2021Date of Patent: January 2, 2024Assignee: Microchip Technology, Inc.Inventors: Lorenzo Bellina, Maurizio Fiammeni
-
Patent number: 11843393Abstract: A method and apparatus for decoding in which a first failed decode operation is performed on raw bit values of a FEC block by a LDPC decoder. When the FEC block is determined to be a trapped block an updated LLR map is generated; the updated LLR map and either the raw bit values of the FEC block or a failed-decode-output-block from a previous failed decode operation on the trapped block are provided to the LDPC decoder; a decode operation of the LDPC decoder is performed using the updated LLR map on the bit values of the FEC block or the failed-decode-output-block from the previous failed decode operation; and the generating, the providing and the performing are repeated until the decode operation is successful or until a predetermined number of trapped-block-decoding iterations have been performed. When the decode operation is successful in decoding the FEC block the codeword is output.Type: GrantFiled: September 24, 2022Date of Patent: December 12, 2023Assignee: Microchip Technology Inc.Inventor: Peter John Waldemar Graumann
-
Patent number: 11838111Abstract: A system and method for performing rate adaptation of constant bit rate (CBR) client data for transmission over a Metro Transport Network (MTN) by defining a plurality of pseudo-Ethernet packets at a source node, assembling a plurality of Generic Mapping Procedure (GMP) frames by mapping a plurality of blocks from a stream of encoded blocks of CBR client data, a plurality of pad blocks, and GMP overhead into consecutive pseudo-Ethernet packets of the plurality of pseudo-Ethernet packets, inserting a variable number of idle blocks between one or more of the consecutive pseudo-Ethernet packets and inserting an MTN path overhead (POH) frame that is aligned to the plurality of GMP frames to generate a plurality of rate adapted GMP frames for transmission over the MTN to an intermediate node or a sink node.Type: GrantFiled: May 16, 2022Date of Patent: December 5, 2023Assignee: Microchip Technology Inc.Inventors: Steven Scott Gorshe, Winston Mok
-
Patent number: 11816406Abstract: A computer-implemented method for synthesizing a digital circuit is disclosed. The method includes receiving a multi-threaded software program with at least one C++ thread; generating a register-transfer level (RTL) hardware description of the at least one C++ thread; and automatically inferring generation of parallel hardware RTL in response to receiving the at least one C++ thread.Type: GrantFiled: June 3, 2021Date of Patent: November 14, 2023Assignee: MICROCHIP TECHNOLOGY INC.Inventors: Jongsok Choi, Ruolong Lian, Andrew Christopher Canis, Jason Helge Anderson, Muhammad R. Soliman
-
Patent number: 11811568Abstract: Front-end circuitry for a data receiver and related systems, methods, and devices are disclosed. The front-end circuitry includes a passive equalizer, which includes a signal input, an equalizer output including a first equalizer output and a second equalizer output, a first signal path, and a second signal path. The first signal path is between the signal input and the first equalizer output. The first signal path has a first frequency response. The second signal path is between the signal input and the second equalizer output. The second signal path has a second frequency response. The second frequency response exhibits substantially inverse behavior to that of the first frequency response. An amplifier circuit is configured to combine a first equalizer output signal from the first equalizer output with a second equalizer output signal from the second equalizer output to obtain an equalized output signal.Type: GrantFiled: August 8, 2022Date of Patent: November 7, 2023Assignee: Microchip Technology, Inc.Inventor: Johannes G. Ransijn
-
Patent number: 11799626Abstract: A method and apparatus in which a data stream generated by a previous network node, a cumulative phase offset report (CPOR) and a client rate report (CRR) are received. A counter accumulating a PHY-scaled stream clock (IPSCk) is sampled at a nominal sampling period (Tps) to obtain a cumulative PHY-scaled count (CPSC). A PHY-scaled stream phase offset (PSPO) is calculated that indicates phase difference between a PHY-scaled stream nominal bit count (LPSD) and an incoming PHY-scaled count delta (IPSD), where IPSD indicates CPSC increment between successive CPSC samples. The data stream is demultiplexed to obtain CBR carrier streams that include a previous network node CPOR (CPOR-P) and a previous network node CPO (CPO-P). A CPO is calculated that is a function of CPO-P and the PSPO. CPO-P is replaced with the calculated CPO. The CBR carrier streams are multiplexed into intermediate-network-node data streams that are transmitted from the intermediate-network-node.Type: GrantFiled: August 10, 2022Date of Patent: October 24, 2023Assignee: Microchip Technology Inc.Inventors: Scott Muma, Winston Mok, Steven Scott Gorshe
-
Patent number: 11782871Abstract: In one implementation a vector processor unit having preload registers for at least some of vector length, vector constant, vector address, and vector stride. Each preload register has an input and an output. All the preload register inputs are coupled to receive a new vector parameters. Each of the preload registers' outputs are coupled to a first input of a respective multiplexor, and the second input of all the respective multiplexors are coupled to the new vector parameters.Type: GrantFiled: March 22, 2022Date of Patent: October 10, 2023Assignee: Microchip Technology Inc.Inventor: Christopher I. W. Norrie
-
Publication number: 20230318934Abstract: A system and method for performing rate adaptation of sub1G packet-oriented client signals for transmission over a Metro Transport Network (MTN) by forming a 64B/66B-encoded client signal from individual client packets of the sub1G packet-oriented client signal and the idle blocks within an inter-packet gap (IPG), inserting thread operations, administration and maintenance (ThOAM) overhead to generate a 64B/66B-encoded client thread signal, performing an idle mapping procedure (IMP) to generate a rate adapted 64B/66B-encoded client thread signal, defining a plurality of pseudo-Ethernet packets in an MTN path, defining a thread channel within the plurality of pseudo-Ethernet packets and mapping the rate adapted 64B/66B-encoded client thread signal into the defined thread channel within the plurality of pseudo-Ethernet packets to generate an MTN path signal for transmission to an intermediate node or a sink mode.Type: ApplicationFiled: March 1, 2023Publication date: October 5, 2023Applicant: Microchip Technology Inc.Inventors: Steven Scott GORSHE, Winston Mok
-
Publication number: 20230300047Abstract: A method and apparatus in which a data stream is received that includes constant bit rate (CBR) carrier streams, at least one of which comprises frames, a cumulative phase offset report (CPOR) and a client rate report (CRR). A counter accumulating a PHY-scaled stream clock (IPSCk) is sampled at a nominal sampling period (Tps) to obtain a cumulative PHY-scaled count (CPSC). A PHY-scaled stream phase offset (PSPO) is calculated that indicates phase difference between PHY-scaled stream nominal bit count (LPSD) and an incoming PHY-scaled count delta (IPSD). The data stream is demultiplexed to obtain CBR carrier streams. Respective CBR carrier streams include a previous network node CPOR (CPOR-P) and a previous network node CPO (CPO-P). A CPO is calculated that is a function of CPO-P and PSPO. CPO-P is replaced with the calculated CPO. The CBR carrier streams are multiplexed into intermediate-network-node data streams that are transmitted from the intermediate-network-node.Type: ApplicationFiled: May 27, 2023Publication date: September 21, 2023Applicant: Microchip Technology Inc.Inventors: Scott Muma, Winston Mok, Steven Scott GORSHE
-
Patent number: 11736065Abstract: A timing device includes an oven having a chamber, a crystal oscillator disposed in the chamber that generates a clock signal, and one or more sensors to generate operational characteristic signals indicative of respective operational characteristics of the crystal oscillator or the oven. The timing device includes a plurality of I/O connections and an IC device. The IC device includes processing logic to generate information that indicates how the generated clock signal is to be modified and a modulator coupled to the processing logic and the crystal oscillator. The modulator modulates the generated clock signal in relation to the information to generate a modulated clock signal indicative of the one or more operational characteristics of the crystal oscillator or the oven. The modulator outputs the modulated clock signal over a single one of the plurality of I/O connections.Type: GrantFiled: August 10, 2022Date of Patent: August 22, 2023Assignee: Microchip Technology Inc.Inventors: Peter Meyer, Kamran Rahbar
-
Patent number: 11699493Abstract: A method for performing a read of a flash memory includes storing configuration files for a plurality of RRD-compensating RNNs. A current number of PE cycles for a flash memory are identified and TVSO values are identified corresponding to the current number of PE cycles. A current retention time and a current number of read disturbs for the flash memory are identified. The configuration file of the RRD-compensating RNN corresponding to the current number of PE cycles, the current retention time and current number of read disturbs is selected and is loaded into a neural network engine to form an RNN core in the neural network engine. A neural network operation of the RNN core is performed to predict RRD-compensated TVSO values. The input to the neural network operation includes the identified TVSO values. A read of the flash memory is performed using the predicted RRD-compensated TVSO values.Type: GrantFiled: July 26, 2021Date of Patent: July 11, 2023Assignee: Microchip Technology Inc.Inventors: Lorenzo Zuolo, Rino Micheloni
-
Patent number: 11671099Abstract: A logic cell for a programmable logic integrated circuit apparatus includes a K-input lookup table (LUT) circuit having a primary output Y, wherein Y is any function of K inputs, and at least one additional output (F). A carry circuit receives the outputs of the LUT and a carry-in input CI. The carry circuit generates a sum output S and a carry-out output CO. The carry circuit can be configured to provide S=CI and select CO from the set {0, 1, F}. The carry circuit can alternatively be configured to provide S=EXOR(Y, CI) and select CO from the set {0, 1, F}. The carry circuit can alternatively be configured to provide S=EXOR(Y, CI) and CO=CI if Y=q or to select CO from the set {0, 1, F} if Y?q, where q is a pre-determined value (e.g., such as 0 or 1).Type: GrantFiled: November 18, 2021Date of Patent: June 6, 2023Assignee: Microchip Technology Inc.Inventors: Jonathan W. Greene, Marcel Derevlean
-
Patent number: 11663076Abstract: A method for memory protection includes receiving a burst-write instruction that includes data and a burst-write address. The data are segmented into a plurality of data blocks. One or more bits of the burst-write address, or a hash of the burst-write address are concatenated to respective data blocks to obtain data-and-write-address-bit (DWAB) segments. A SECDED ECC is executed on respective DWAB segments to generate a corresponding plurality of sets of parity bits (DWAB-PB). Respective DWAB-PB are concatenated to the corresponding data block to generate corresponding forward-error-correction (FEC) blocks, none of the FEC blocks including the burst-write address or the hash of the burst-write address. A burst-write command and a respective portion of a respective FEC block is sent to respective memory devices during a plurality of beats until all of the beats of the burst-write have been sent.Type: GrantFiled: May 26, 2022Date of Patent: May 30, 2023Assignee: Microchip Technology Inc.Inventor: Peter John Waldemar Graumann
-
Patent number: 11658911Abstract: A network switch and associated method of operation for establishing a low latency transmission path through the network which bypasses the packet queue and scheduler of the switch fabric. The network switch transmits each of a plurality of data packets to the identified destination egress port over the low latency transmission if the data packet is identified to be transmitted over the low latency transmission path from the ingress port to the destination egress port, and transmits the data packet to the destination egress port through the packet queue and scheduler if the data packet is not identified to be transmitted over the low latency transmission path from the ingress port to the destination egress ports.Type: GrantFiled: July 23, 2021Date of Patent: May 23, 2023Assignee: Microchip Technology Inc.Inventor: Morten Terstrup
-
Patent number: 11659099Abstract: A reverse power feeding (RPF) power supply unit (PSU) for remote network distribution point unit (DPU) that is reverse powered from multiple customer premise equipments (CPEs). A plurality of power converters, each having a different primary winding and sharing a common secondary winding of a transformer at the PSU, wherein only one of the power converters is operated at a time to provide a desired output voltage.Type: GrantFiled: June 19, 2019Date of Patent: May 23, 2023Assignee: Microchip Technology Inc.Inventors: Renato Colombo, Cesare Bocchiola
-
Patent number: 11656101Abstract: A redundant angular position sensor comprising a first angular position sensor including a first excitation coil, a first sensing coil and a second sensing coil and a second angular position sensor. The second angular position sensor including a second excitation coil, a third sensing coil and a fourth sensing coil. Each of the first, second, third and fourth sensing coils comprising a respective clockwise winding portion and a respective counter-clockwise winding portion. The redundant angular position sensor further comprises a rotatable inductive coupling element positioned in overlying relation to the sensing coils and separated from the sensing coils by a gap, wherein the rotatable inductive coupling element comprises four, substantially evenly radially spaced, sector apertures.Type: GrantFiled: January 12, 2021Date of Patent: May 23, 2023Assignee: Microchip Technology, Inc.Inventor: Ganesh Shaga