Patents by Inventor Satyanarayana Nitta
Satyanarayana Nitta has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20230206913Abstract: A method comprises receiving from an input device, a capture of user action as an initial command; interpreting the initial command into an interpreted command; generating a first set of modified commands that are based on the interpreted command, including: a first modified command that has a phonetic similarity to the interpreted command within a certain threshold, and a second modified command that is semantically related to an earlier command; transmitting, to an output device, the first set of modified commands; receiving a response to a group of commands including the first set of modified commands; recording an identifier of an input device from which the response was received and a type of the response in a log; when the response includes acknowledging a specific command of the group of commands as an accepted command, executing, the accepted command; otherwise, generating a second set of modified commands.Type: ApplicationFiled: February 28, 2023Publication date: June 29, 2023Inventors: Aditya Vempaty, Ravindranath Kokku, Tamer Abuelsaad, Sharad C. Sundararajan, Satyanarayana Nitta
-
Patent number: 11620993Abstract: Interpretation of user commands is accelerated through digital user interfaces of various modalities, including generation and presentation of command modifications for rapid correction of incomplete or erroneous user commands. An embodiment detects whether the interpreted command is accurate and, if inaccurate, precisely what was the intended command or, at least, what suggested modification to the interpreted command would be sufficient to match the intent of the user. Disambiguation occurs that entails multiple recommendation generators proposing modified commands that may more accurately reflect the intent of the user. The user may provide a response that is either a confirmation of which one of several modified commands that were automatically proposed does the user intend or a correction that computer device may use to filter or replace currently offered modified commands to generate improved modified commands.Type: GrantFiled: June 9, 2021Date of Patent: April 4, 2023Assignee: Merlyn Mind, Inc.Inventors: Aditya Vempaty, Ravindranath Kokku, Tamer Abuelsaad, Sharad C. Sundararajan, Satyanarayana Nitta
-
Publication number: 20220399008Abstract: Interpretation of user commands is accelerated through digital user interfaces of various modalities, including generation and presentation of command modifications for rapid correction of incomplete or erroneous user commands. An embodiment detects whether the interpreted command is accurate and, if inaccurate, precisely what was the intended command or, at least, what suggested modification to the interpreted command would be sufficient to match the intent of the user. Disambiguation occurs that entails multiple recommendation generators proposing modified commands that may more accurately reflect the intent of the user. The user may provide a response that is either a confirmation of which one of several modified commands that were automatically proposed does the user intend or a correction that computer device may use to filter or replace currently offered modified commands to generate improved modified commands.Type: ApplicationFiled: June 9, 2021Publication date: December 15, 2022Inventors: Aditya Vempaty, Ravindranath Kokku, Tamer Abuelsaad, Sharad C. Sundararajan, Satyanarayana Nitta
-
Publication number: 20080038923Abstract: Method of manufacturing a structure which includes the steps of providing a structure having an insulator layer with at least one interconnect, forming a sub lithographic template mask over the insulator layer, and selectively etching the insulator layer through the sub lithographic template mask to form sub lithographic features spanning to a sidewall of the at least one interconnect.Type: ApplicationFiled: September 6, 2007Publication date: February 14, 2008Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Daniel EDELSTEIN, Matthew COLBURN, Edward COONEY, Timothy DALTON, John FITZSIMMONS, Jeffrey GAMBINO, Elbert HUANG, Michael LANE, Vincent MCGAHAY, Lee NICHOLSON, Satyanarayana NITTA, Sampath PURUSHOTHAMAN, Sujatha SANKARAN, Thomas SHAW, Andrew SIMON, Anthony STAMPER
-
Publication number: 20080038915Abstract: Semiconductor structure includes an insulator layer having at least one interconnect feature and at least one gap formed in the insulator layer spanning more than a minimum spacing of interconnects.Type: ApplicationFiled: August 31, 2007Publication date: February 14, 2008Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Daniel EDELSTEIN, Matthew COLBURN, Edward COONEY, Timothy DALTON, John FITZSIMMONS, Jeffrey GAMBINO, Elbert HUANG, Michael LANE, Vincent MCGAHAY, Lee NICHOLSON, Satyanarayana NITTA, Sampath PURUSHOTHAMAN, Sujatha SANKARAN, Thomas SHAW, Andrew SIMON, Anthony STAMPER
-
Publication number: 20070259516Abstract: A multilevel air-gap-containing interconnect structure and a method of fabricating the same are provided. The multilevel air-gap-containing interconnect structure includes a collection of interspersed line levels and via levels, with via levels comprising conductive vias embedded in one or more dielectric layers in which the dielectric layers are solid underneath and above line features in adjacent levels, and perforated between line features. The line levels contain conductive lines and an air-gap-containing dielectric. A solid dielectric bridge layer, containing conductive contacts and formed by filling in a perforated dielectric layer, is disposed over the collection of interspersed line and via levels.Type: ApplicationFiled: May 8, 2006Publication date: November 8, 2007Applicant: International Business Machines CorporationInventors: Christopher Jahnes, Satyanarayana Nitta, Kevin Petrarca, Katherine Saenger
-
Publication number: 20070161226Abstract: Interconnect structures possessing an organosilicate glass interlayer dielectric material with minimal stoichiometeric modification and optionally an intact organic adhesion promoter for use in semiconductor devices are provided herein. The interconnect structure is capable of delivering improved device performance, functionality and reliability owing to the reduced effective dielectric constant of the stack compared with that of those conventionally employed because of the use of a sacrificial polymeric material deposited onto the dielectric and optional organic adhesion promoter during the barrier open step done prior to ashing the patterning material. This sacrificial film protects the dielectric and optional organic adhesion promoter from modification/consumption during the subsequent ashing step during which the polymeric film is removed.Type: ApplicationFiled: January 10, 2006Publication date: July 12, 2007Applicant: International Business Machines CorporationInventors: Timothy Dalton, Nicholas Fuller, Satyanarayana Nitta
-
Publication number: 20070138640Abstract: Often used to reduce the RC delay in integrated circuits are dielectric films of porous organosilicates which have a silica like backbone with alkyl or aryl groups (to add hydrophobicity to the materials and create free volume) attached directly to the Si atoms in the network. Si—R bonds rarely survive an exposure to plasmas or chemical treatments commonly used in processing; this is especially the case in materials with an open cell pore structure. When Si—R bonds are broken, the materials lose hydrophobicity, due to formation of hydrophilic silanols and low dielectric constant is compromised. A method by which the hydrophobicity of the materials is recovered using a novel class of silylation agents which may have the general formula (R2N)XSiR?Y where X and Y are integers from 1 to 3 and 3 to 1 respectively, and where R and R? are selected from the group of hydrogen, alkyl, aryl, allyl and a vinyl moiety. Mechanical strength of porous organosilicates is also improved as a result of the silylation treatment.Type: ApplicationFiled: February 19, 2007Publication date: June 21, 2007Inventors: Nirupama Chakrapani, Matthew Colburn, Christops Dimitrakopculos, Dirk Pfeiffer, Sampath Purushothaman, Satyanarayana Nitta
-
Publication number: 20070048981Abstract: A method for protecting a semiconductor device from carbon depletion type damage includes enriching an exposed surface of a porous interlevel dielectric material (ILD) with a carbon based material, and implementing a plasma based operation on the porous ILD material. The enriching of the porous ILD material reduces effects of carbon depletion as a result of the plasma based operation.Type: ApplicationFiled: September 1, 2005Publication date: March 1, 2007Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Griselda Bonilla, Richard Conti, Timothy Dalton, Nicholas Fuller, Kelly Malone, Satyanarayana Nitta, Shom Ponoth
-
Publication number: 20060264036Abstract: In a multilevel microelectronic integrated circuit, air comprises permanent line level dielectric and ultra low-K materials are via level dielectric. The air is supplied to line level subsequent to removal of sacrificial material by clean thermal decomposition and assisted diffusion of byproducts through porosities in the IC structure. Optionally, air is also included within porosities in the via level dielectric. By incorporating air to the extent produced in the invention, intralevel and interlevel dielectric values are minimized.Type: ApplicationFiled: July 24, 2006Publication date: November 23, 2006Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Shyng-Tsong Chen, Stefanie Chiras, Matthew Colburn, Tomothy Dalton, Jeffrey Hedrick, Elbert Huang, Kaushik Kumar, Michael Lane, Kelly Malone, Chandrasekhar Narayan, Satyanarayana Nitta, Sampath Purushothaman, Robert Rosenberg, Christy Tyberg, Roy Yu
-
Publication number: 20060258159Abstract: A process for preparing an electronics structure involves coating a substrate stack with a sacrificial multilayer hardmask stack, developing a pattern in a resist layer coated on a topmost layer of the multilayer hardmask stack, transferring the pattern into the hardmask stack, blocking a portion of the pattern, and then transferring an unblocked portion of the pattern into the substrate stack. Electronics structures prepared with the process are useful to prepare electronics devices, such as computers and the like. It is emphasized that this abstract is provided to comply with the rules requiring an abstract which will allow a searcher or other reader quickly to ascertain the subject matter of the technical disclosure. It is submitted with the understanding that it will not be used to interpret or limit the scope or meaning of the appended issued claims.Type: ApplicationFiled: May 16, 2005Publication date: November 16, 2006Applicant: International Business Machines CorporationInventors: Matthew Colburn, Ricardo Donaton, Conal Murray, Satyanarayana Nitta, Sampath Purushothaman, Sujatha Sankaran, Theodorus Eduardus Fransiscus Standaert, Xiao Liu
-
Publication number: 20060183062Abstract: A method of selectively altering material properties of a substrate in one region while making a different alteration of material properties in an adjoining region is provided. The method includes selectively masking a first portion of the substrate during a first exposure and selectively masking a second portion of the substrate during a second exposure. Additionally, a mask may be formed having more than one thickness where each thickness will selectively reduce the amount of energy from a blanket exposure of the substrate thereby allowing a substrate to receive different levels of energy dosage in a single blanket exposure.Type: ApplicationFiled: February 11, 2005Publication date: August 17, 2006Applicant: International Business Machines CorporationInventors: Christos Dimitrakopoulos, Daniel Edelstein, Vincent McGahay, Satyanarayana Nitta, Kevin Petrarca, Shom Ponoth, Shahab Siddiqui
-
Publication number: 20060103023Abstract: A hybrid interconnect structure that possesses a higher interconnect capacitance in one set of regions than in other regions on the same microelectronic chip is described. Several methods to fabricate such a structure are provided. Circuit implementations of such hybrid interconnect structures are described that enable increased static noise margin and reduce the leakage in SRAM cells and common power supply voltages for SRAM and logic in such a chip. Methods that enable combining these circuit benefits with higher interconnect performance speed and superior mechanical robustness in such chips are also taught.Type: ApplicationFiled: November 12, 2004Publication date: May 18, 2006Applicant: International Business Machines CorporationInventors: Azeez Bhavnagarwala, Stephen Kosonocky, Satyanarayana Nitta, Sampath Purushothaman
-
Publication number: 20050272341Abstract: A method for fabricating a low k, ultra-low k, and extreme-low k multilayer interconnect structure on a substrate in which the interconnect line features are separated laterally by a dielectric with vertically oriented nano-scale voids formed by perforating it using sub-optical lithography patterning and etching techniques and closing off the tops of the perforations by a dielectric deposition step. The lines are supported either by solid or patterned dielectric features underneath. The method avoids the issues associated with the formation of air gaps after the fabrication of conductor patterns and those associated with the integration of conventional low k, ultra-low k and extreme low k dielectrics which have porosity present before the formation of the interconnect patterns.Type: ApplicationFiled: June 10, 2005Publication date: December 8, 2005Inventors: Matthew Colburn, Satyanarayana Nitta, Sampath Purushothaman
-
Publication number: 20050233597Abstract: A method for forming a self aligned pattern on an existing pattern on a substrate comprising applying a coating of a solution containing a masking material in a carrier, the masking material having an affinity for portions of the existing pattern; and allowing at least a portion of the masking material to preferentially assemble to the portions of the existing pattern. The pattern may be comprised of a first set of regions of the substrate having a first atomic composition and a second set of regions of the substrate having a second atomic composition different from the first composition. The first set of regions may include one or more metal elements and the second set of regions may include a dielectric. The first and second regions may be treated to have different surface properties. Structures made in accordance with the method. Compositions useful for practicing the method.Type: ApplicationFiled: June 2, 2005Publication date: October 20, 2005Inventors: Matthew Colburn, Stephen Gates, Jeffrey Hedrick, Elbert Huang, Satyanarayana Nitta, Sampath Purushothaman, Muthumanickam Sankarapandian
-
Publication number: 20050208430Abstract: A method of forming a self aligned pattern on an existing pattern on a substrate including applying a coating of a solution containing a masking material in a carrier, the masking material being either photo or thermally sensitive; performing a blanket exposure of the substrate; and allowing at least a portion of the masking material to preferentially develop in a fashion that replicates the existing pattern of the substrate. The existing pattern includes a first set of regions of the substrate having a first reflectivity and a second set of regions of the substrate having a second reflectivity different from the first composition. The first set of regions can include one or more metal elements and the second set of regions can include one or more dielectrics. Structures made in accordance with the method. A low resolution mask is used to block out regions over the substrate. Additionally, the resist can be applied over another masking layer that contains a separate pattern.Type: ApplicationFiled: March 19, 2004Publication date: September 22, 2005Inventors: Matthew Colburn, Satyanarayana Nitta, Sampath Purushothaman
-
Publication number: 20050208752Abstract: A method for fabricating a low k, ultra-low k, and extreme-low k multilayer interconnect structure on a substrate in which the interconnect line features are separated laterally by a dielectric with vertically oriented nano-scale voids formed by perforating it using sub-optical lithography patterning and etching techniques and closing off the tops of the perforations by a dielectric deposition step. The lines are supported either by solid or patterned dielectric features underneath. The method avoids the issues associated with the formation of air gaps after the fabrication of conductor patterns and those associated with the integration of conventional low k, ultra-low k and extreme low k dielectrics which have porosity present before the formation of the interconnect patterns.Type: ApplicationFiled: March 19, 2004Publication date: September 22, 2005Inventors: Matthew Colburn, Satyanarayana Nitta, Sampath Purushothaman
-
Publication number: 20050167838Abstract: A method for manufacturing a structure includes providing a structure having an insulator layer with at least one interconnect and forming a sub lithographic template mask on the insulator layer. A selective etching step is used for etching the insulator layer through the sub lithographic template mask to form sub lithographic features near the at least one interconnect. A supra lithographic blocking mask may also be utilized. In another aspect, the method includes forming pinch off sections of sub lithographic size formed in a capping layer on the insulator layer. A semiconductor structure includes an insulator layer having at least one interconnect feature and at least one column formed in the insulator layer. A plurality of sub lithographic features formed on a top portion of the insulator layer and communicating with the at least one column is also provided. The plurality of sub lithographic features have a cross section or diameter less than any of the at least one column.Type: ApplicationFiled: January 30, 2004Publication date: August 4, 2005Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Daniel Edelstein, Matthew Colburn, Edward Cooney, Timothy Dalton, John Fitzsimmons, Jeffrey Gambino, Elbert Huang, Michael Lane, Vincent McGahay, Lee Nicholson, Satyanarayana Nitta, Sampath Purushothaman, Sujatha Sankaran, Thomas Shaw, Andrew Simon, Anthony Stamper
-
Publication number: 20050127514Abstract: In a multilevel microelectronic integrated circuit, air comprises permanent line level dielectric and ultra low-K materials are via level dielectric. The air is supplied to line level subsequent to removal of sacrificial material by clean thermal decomposition and assisted diffusion of byproducts through porosities in the IC structure. Optionally, air is also included within porosities in the via level dielectric. By incorporating air to the extent produced in the invention, intralevel and interlevel dielectric values are minimized.Type: ApplicationFiled: December 8, 2003Publication date: June 16, 2005Inventors: Shyng-Tsong Chen, Stefanie Chiras, Matthew Colburn, Timothy Dalton, Jeffrey Hedrick, Elbert Huang, Kaushik Kumar, Michael Lane, Kelly Malone, Chandrasekhar Narayan, Satyanarayana Nitta, Sampath Purushothaman, Robert Rosenberg, Christy Tyberg, Roy Yu
-
Publication number: 20050106762Abstract: Often used to reduce the RC delay in integrated circuits are dielectric films of porous organosilicates which have a silica like backbone with alkyl or aryl groups (to add hydrophobicity to the materials and create free volume) attached directly to the Si atoms in the network. Si—R bonds rarely survive an exposure to plasmas or chemical treatments commonly used in processing; this is especially the case in materials with an open cell pore structure. When Si—R bonds are broken, the materials lose hydrophobicity, due to formation of hydrophilic silanols and low dielectric constant is compromised. A method by which the hydrophobicity of the materials is recovered using a novel class of silylation agents which may have the general formula (R2N)XSiR?Y where X and Y are integers from 1 to 3 and 3 to 1 respectively, and where R and R? are selected from the group of hydrogen, alkyl, aryl, allyl and a vinyl moiety. Mechanical strength of porous organosilicates is also improved as a result of the silylation treatment.Type: ApplicationFiled: May 25, 2004Publication date: May 19, 2005Inventors: Nirupama Chakrapani, Matthew Colburn, Christos Dimitrakopoulos, Dirk Pfeiffer, Sampath Purushothaman, Satyanarayana Nitta