Breakdown Voltage Patents (Class 148/DIG13)
-
Patent number: 5665634Abstract: In a semiconductor island structure with passive side isolation, a method and structure for reducing corner breakdown where a device conductor crosses the edge of the island. The decrease in the field strength at the island edge between the conductor and the adjacent conducting region may be achieved by increasing the depth of the insulator beneath the conductor where it crosses the island edge without the necessity for increasing the thickness of the layer of insulation applied directly to the surface of the island by the use of a second or higher level interconnect, e.g., the conventional deposition of one or more additional layers of insulation over the device terminal to increase the spacing between the conductor and the surface of the island. In this way the process by which the device is constructed may remain unchanged.Type: GrantFiled: June 5, 1995Date of Patent: September 9, 1997Assignee: Harris CorporationInventor: James D. Beasom
-
Patent number: 5434095Abstract: A field-effect, power-MOS transistor wherein a region under the gate contact pad is specially doped with a dopant that is electrically compatible with that in the transistor's channel to obviate problems of electrical breakdown in that region.Type: GrantFiled: March 12, 1993Date of Patent: July 18, 1995Assignee: Sundstrand CorporationInventor: Theodore G. Hollinger
-
Patent number: 5399507Abstract: A mixed thin-film and bulk semiconductor substrate (10, 30) for integrated circuit applications is made with two different processes. In the first process, a standard wafer (11) is masked around its periphery (14). The internal unmasked portion (16) is implanted with an insulating species to form a buried dielectric layer (18), thus forming a mixed thin-film and bulk semiconductor substrate. Alternatively, a thin-film wafer may be masked on an internal portion (36) and then etched to expose a portion (40) of the underlying bulk substrate (11') around the periphery of the wafer. An epitaxial layer (50) is then grown to build up the exposed bulk portion to form the mixed substrate. An isolation region (24, 52, 46, 54) is formed at a boundary between the thin-film portion and the bulk portion. Devices (27, 28, 28') having different voltage requirements may then be formed overlying appropriate portions of the mixed substrate.Type: GrantFiled: June 27, 1994Date of Patent: March 21, 1995Assignee: Motorola, Inc.Inventor: Shih-Wei Sun
-
Patent number: 5330922Abstract: A method of manufacturing semiconductor devices with increased operating voltages is described. A dopant of a second conductivity type is implanted into a region of a first epitaxial layer of the first conductivity type to form a buried layer. A substantially smaller dosage of a faster-diffusing dopant of the second conductivity type is then implanted into the buried layer region. The second epitaxial layer of the first conductivity type is formed over the first epitaxial layer. A region of the second epitaxial layer overlying the doped region of the first epitaxial layer is implanted with a dopant of the second conductivity type and diffused to form a doped well. The faster-diffusing dopant diffuses upward to make good electrical contact with the doped well diffusing downward from the surface. The lateral diffusion of the faster-diffusing dopant can be contained, so that lateral spacing design rules do not have to be increased.Type: GrantFiled: September 25, 1989Date of Patent: July 19, 1994Assignee: Texas Instruments IncorporatedInventors: John P. Erdeljac, Louis N. Hutter
-
Patent number: 5273927Abstract: Problems arise when connecting the bottom plate of a ferroelectric capacitor to the source of its associated access transistor during the fabrication of an ultra large scale integrated memory circuit. The temperature and ambient of certain steps of the fabrication process adversely affects ohmic properties of the connection. To overcome these problems, an insulative layer is formed between the bottom plate of a ferroelectric capacitor and its associated transistor. The insulative layer separates the source from the bottom electrode, and subsequent high temperature swings during the remainder of the fabrication process do not produce any direct connection between the source and the bottom plate. After the memory circuits have been fabricated on the semiconductor wafer, a voltage is applied across the ferroelectric capacitor and the insulative layer, preferably during a wafer probe. The magnitude of the applied voltage is selected to breakdown the insulative layer, but does not damage the ferroelectric layer.Type: GrantFiled: May 27, 1992Date of Patent: December 28, 1993Assignee: Micron Technology, Inc.Inventor: Alfred P. Gnadinger
-
Patent number: 5248623Abstract: A diode which includes a first region formed in a polycrystalline silicon layer formed on a substrate. The diode has a predetermined width W and is one of an intrinsic region and a region including impurities at a low concentration therein, a second region and a third region including P-type impurities and N-type impurities therein respectively and both being oppositely arranged from each other with the first region therebetween in the polycrystalline silicon layer. Electrodes are electrically connected to the second region and the third region respectively, and further the film characteristic of the polycrystalline silicon layer and the predetermined width W thereof are determined in such a manner as to fulfill the following equation:W.sub.D .ltoreq.W.ltoreq.LL represents a carrier diffusion length and W.sub.Type: GrantFiled: October 7, 1991Date of Patent: September 28, 1993Assignee: Nippondenso Co., Ltd.Inventors: Hiroshi Muto, Masami Yamaoka
-
Patent number: 5120669Abstract: An ion-implanted JFET has a channel barrier region at the top gate surface self-aligned to the source and drain, thereby maintaining sufficient separation between the channel barrier and the source and drain for attaining a high source/drain breakdown voltage. After a top gate and an underlying channel layer are ion-implanted through a thin oxide layer, a first photoresist layer is formed and patterned to expose surface portions of the thin oxide layer where source, drain and channel barrier regions are to be formed. Through these apertures in the first photoresist mask, shallow high impurity concentration surface region are ion-implanted. A second photoresist layer is formed on the first photoresist layer, and patterned to completely expose the first and second apertures in the first photoresist layer and to remove material of the second photoresistor layer down to the surface of the the oxide layer, while masking the barrier region.Type: GrantFiled: February 6, 1991Date of Patent: June 9, 1992Assignee: Harris CorporationInventor: Gregory A. Schrantz
-
Patent number: 5028548Abstract: A method of manufacturing a semiconductor device of the "planar" type comprising a highly doped substrate having a doping concentration c.sub.o and an epitaxial surface layer having a carrier concentration c<c.sub.o, in which are formed a main pn junction having a depth x.sub.j and a structure of floating guard rings. According to the invention, this device also includes between the substrate and the epitaxial surface layer, a second epitaxial layer having a carrier concentration c' such that c.sub.o >c'>c. This permits the production of devices with different maximum operating voltages using the same configuration of guard rings.Type: GrantFiled: June 26, 1990Date of Patent: July 2, 1991Assignee: U.S. Philips Corp.Inventor: Minh-Chau Nguyen
-
Patent number: 4966858Abstract: A method of fabricating a lateral semiconductor structure includes providing a semiconductor substrate and forming wells therein. Following formation of a dielectric layer on the substrate, field region openings are formed through which field regions are implanted into the substrate. The self-aligned formation of field oxidation regions to the field region openings then occurs and is followed by the formation of field plates on the field oxidation regions. A first active device region is then formed in said substrate, the formation of which is self-aligned to the field plates. This is followed by the formation of a second active device region in the first active device region which is also self-aligned to the field plates. The resulting structure allows for high speed devices that maintain consistently high current gain without sacrificing Early or breakdown voltages.Type: GrantFiled: November 2, 1989Date of Patent: October 30, 1990Assignee: Motorola, Inc.Inventors: Michael P. Masquelier, David N. Okada
-
Patent number: 4725560Abstract: An annealing process carried out at 800.degree. C. in a wet O.sub.2 ambient permits the manufacture of a reliable storage capacitor wherein the dielectric layer is comprised of silicon oxynitride formed by low pressure chemical vapor deposition (LPCVD). The manufacturing process includes first depositing the silicon oxynitride film by LPCVD, second annealing in wet O.sub.2 at 800.degree. C. or N.sub.2 at 1000.degree. C., third forming an N-type region in the silicon substrate by As.sup.+ ion implantation through the silicon oxynitride film, fourth annealing in wet O.sub.2 at 800.degree. C., and fifth depositing an electrode.Type: GrantFiled: September 8, 1986Date of Patent: February 16, 1988Assignee: International Business Machines Corp.Inventors: John R. Abernathey, David L. Johnson, Pai-Hung Pan, Charles A. Paquette
-
Patent number: 4646427Abstract: In a method of electrically altering the characteristics of a semiconductor device, a lateral polysilicon zener diode's zener knee voltage may be shifted either to a higher or lower voltage. An electrical potential may be applied in the forward direction to shift the zener knee to a higher voltage level. An electrical potential may be applied in the reverse bias direction to shift the zener knee to a lower voltage. In the limit, the zener may be changed into a forward diode of reverse polarity with respect to the original zener. The electrical potential used should be of appropriate magnitude to melt the polysilicon without damage to the zener's terminals. This induces migration of the impurities causing a rediffusion of impurities thereby altering the characteristics of the diode. This method may be used to program a PROM by either converting the zener to a diode or not to program each binary bit.Type: GrantFiled: June 28, 1984Date of Patent: March 3, 1987Assignee: Motorola, Inc.Inventor: James T. Doyle
-
Patent number: 4637126Abstract: An avalanche photodiode includes a region of second conductivity type extending a distance into a substrate and a region of first conductivity type extending a further distance into the substrate of first conductivity type with a P-N junction therebetween. The invention is a method for fabricating an avalanche photodiode having a specified breakdown voltage. The method includes the step of measuring the concentration of the first type conductivity modifiers and removing a portion of the surface of the substrate prior to forming the region of second conductivity type. This method provides control of the concentration of the first type conductivity modifiers at the P-N junction and thereby controls the breakdown voltage.Type: GrantFiled: August 30, 1985Date of Patent: January 20, 1987Assignee: RCA, Inc.Inventor: Alexander W. Lightstone