In Three Or More Terminal Device Patents (Class 257/105)
-
Patent number: 11894451Abstract: A semiconductor device includes first and second source/drain regions, a core channel region, a barrier layer, a shell, and a gate stack. The core channel region is between the first and second source/drain regions and is doped with first dopants. The barrier layer is between the core channel region and the second source/drain region and is doped with second dopants. The shell is over the core channel region and the barrier layer. The gate stack is over the shell.Type: GrantFiled: May 28, 2021Date of Patent: February 6, 2024Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventor: Aryan Afzalian
-
Patent number: 11573469Abstract: According to one embodiment, an array substrate includes a semiconductor layer, scanning and signal lines, first and second insulating layers, a pedestal and a pixel electrode. The scanning line is opposed to the semiconductor layer. The first insulating layer is provided above the semiconductor layer. The signal line and the pedestal are connected to the semiconductor layer through first and second contact holes in the first insulating layer. The second insulating layer is provided above the pedestal. The pixel electrode is connected to the pedestal through a third contact hole in the second insulating layer. The signal line and the pedestal are provided in layers different from each other.Type: GrantFiled: August 26, 2020Date of Patent: February 7, 2023Assignee: JAPAN DISPLAY INC.Inventor: Osamu Itou
-
Patent number: 11380675Abstract: A stacked ESD structure comprises a heavily doped substrate; an epitaxial layer grown on the substrate; a trench formed in the epitaxial layer; an oxide layer formed on an inner sidewall of the trench; first and second poly layers formed in the trench; a plurality of P-type regions and N-type regions formed inside the first and second poly layers to make back to back diodes in the first and second poly layers respectively; a dielectric layer formed in the trench, between the first and second poly layers; an insulating layer formed on top of the second poly layer and the trench; a plurality of contact defined to connect the first poly layer, the poly resistor and the second poly layer, through the insulating layer; and a metal layer formed on top of the insulating layer.Type: GrantFiled: November 28, 2019Date of Patent: July 5, 2022Inventor: Yeuk Yin Mong
-
Patent number: 11222971Abstract: The present invention provides a silicon carbide (SiC) semiconductor device integrating a metal-oxide-semiconductor field-effect transistor (MOSFET) and a bidirectional voltage clamping circuit. An object of protecting a device is achieved by using the simple structure above, effectively preventing device damage that may be caused by a positive overvoltage and a negative overvoltage between a gate and a source.Type: GrantFiled: November 20, 2019Date of Patent: January 11, 2022Assignee: Shanghai Hestia Power Inc.Inventors: Cheng-Tyng Yen, Chien-Chung Hung, Fu-Jen Hsu, Kuo-Ting Chu
-
Patent number: 11094819Abstract: A first vertical T-FET has a source heavily doped with a source concentration of a source-type dopant, a drain doped with a drain concentration of a drain-type dopant, and a channel between the source and drain. The source, channel, and drain are stacked vertically in a fin or pillar perpendicular to a substrate. A gate stack encompasses the channel sides and has a drain overlap amount overlapping the drain sides and a source overlap amount overlapping the source sides. External contacts electrically connect the gate and source and/or drain. The source-type dopant and the drain-type dopant are opposite dopant types. In some embodiments, a second vertical T-FET is stacked on the first vertical T-FET. Different VT-FET devices are made by changing the materials, doping types and levels, and connections to the sources, channels, and drains. Device characteristics are designed/changed by changing the amount of source and drain overlaps of the gate stack(s).Type: GrantFiled: December 6, 2019Date of Patent: August 17, 2021Assignee: International Business Machines CorporationInventors: Karthik Balakrishnan, Bahman Hekmatshoartabari, Alexander Reznicek
-
Patent number: 11088138Abstract: A semiconductor device for evaluating characteristics of a transistor is provided. The semiconductor device includes a substrate, an active area defined on the substrate, an insulated gate configured to be formed on the active area, a first source layer and a first drain layer configured to be formed on the active area in a first two-way direction of the gate, and a second source layer and a second drain layer configured to be formed on the active area in a second two-way direction of the gate. The first source layer, the first drain layer, and the second drain layer are formed as a first conductive type. The second source layer is formed as a second conductive type.Type: GrantFiled: November 29, 2018Date of Patent: August 10, 2021Assignee: THE INDUSTRY & ACADEMIC COOPERATION IN CHUNGNAM NATIONAL UNIVERSITY (IAC)Inventors: Hideok Lee, Dongjun Oh, Sungkyu Kwon, Hyeongsub Song, Soyeong Kim
-
Patent number: 10892347Abstract: A vertical tunnel field effect transistor (VTFET) including a fin structure protruding from a substrate including a source/drain region, an epitaxially-grown source/drain structure on the fin structure, a cap including pillar portions, the pillar portions covering side surfaces of the epitaxially-grown source/drain structure and partially covering side surfaces of a top portion of the fin structure, a gate insulator covering remaining portions of the side surfaces of the fin structure under the pillar portions of the cap, a work function metal gate on the gate insulator, and a separation pattern surrounding a bottom portion of a fin structure such that the work function metal gate is vertically between the cap and the separation pattern, the separation pattern electrically isolating the work function metal gate from the source/drain region, and a method of manufacturing the same may be provided.Type: GrantFiled: November 21, 2018Date of Patent: January 12, 2021Assignee: Samsung Electronics Co., Ltd.Inventors: Kyung Yub Jeon, Tae Yong Kwon, Oh Seong Kwon, Soo Yeon Jeong, Yong Hee Park, Jong Ryeol Yoo
-
Patent number: 10720505Abstract: Techniques are disclosed herein for ferroelectric-based field-effect transistors (FETs) with threshold voltage (VT) switching for enhanced RF switch transistor on-state and off-state performance. Employing a ferroelectric gate dielectric layer that can switch between two ferroelectric states enables a higher VT during the transistor off-state (VT,hi) and a lower VT during the transistor on-state (VT,lo). Accordingly, the transistor on-state resistance (Ron) can be maintained low due to the available relatively high gate overdrive (Vg,on?VT,lo) while still handling a relatively high maximum RF power in the transistor off-state due to the high VT,hi?Vg,off value. Thus, the Ron of an RF switch transistor can be improved without sacrificing maximum RF power, and/or vice versa, the maximum RF power can be improved without sacrificing the Ron. A ferroelectric layer (e.g., including HfxZryO) can be formed between a transistor gate dielectric layer and gate electrode to achieve such benefits.Type: GrantFiled: April 1, 2016Date of Patent: July 21, 2020Assignee: Intel CorporationInventors: Han Wui Then, Sansaptak Dasgupta, Marko Radosavljevic
-
Patent number: 10515857Abstract: In a method of manufacturing a circuit including a MOSFET disposed in a MOSFET region and a negative capacitance FET (NCFET) disposed in a NCFET region, a dielectric layer is formed over a channel layer in the MOSFET region and the NCFET region. A first metallic layer is formed over the dielectric layer in the MOSFET region and the NCFET region. After the first metallic layer is formed, an annealing operation is performed only in the NCFET region. After the annealing operation, the first metallic layer is removed from the MOSFET region and the NCFET region. The annealing operation includes irradiating the first metallic layer and the dielectric layer in the NCFET region with an energy beam.Type: GrantFiled: January 30, 2018Date of Patent: December 24, 2019Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventors: Ling-Yen Yeh, Carlos H. Diaz, Wilman Tsai
-
Patent number: 10438949Abstract: A method for reducing parasitic capacitance of a semiconductor structure is provided. The method includes forming a fin structure over a substrate, forming a first source/drain region between the fin structure and the substrate, forming first spacers adjacent the fin structure, forming second spacers adjacent the first source/drain region and recessing the first source/drain region in exposed areas. The method further includes forming a shallow trench isolation (STI) region within the exposed areas of the recessed first source/drain region, depositing a bottom spacer over the STI region, forming a metal gate stack over the bottom spacer, depositing a top spacer over the metal gate stack, cutting the metal gate stack, forming a second source/drain region over the fin structure, and forming contacts such the STI region extends a length between the metal gate stack and the first source/drain region.Type: GrantFiled: February 14, 2019Date of Patent: October 8, 2019Assignee: International Business Machines CorporationInventors: Kangguo Cheng, Xin Miao, Philip J. Oldiges, Wenyu Xu, Chen Zhang
-
Patent number: 10283504Abstract: A method for reducing parasitic capacitance of a semiconductor structure is provided. The method includes forming a fin structure over a substrate, forming a first source/drain region between the fin structure and the substrate, forming first spacers adjacent the fin structure, forming second spacers adjacent the first source/drain region and recessing the first source/drain region in exposed areas. The method further includes forming a shallow trench isolation (STI) region within the exposed areas of the recessed first source/drain region, depositing a bottom spacer over the STI region, forming a metal gate stack over the bottom spacer, depositing a top spacer over the metal gate stack, cutting the metal gate stack, forming a second source/drain region over the fin structure, and forming contacts such the STI region extends a length between the metal gate stack and the first source/drain region.Type: GrantFiled: June 11, 2018Date of Patent: May 7, 2019Assignee: International Business Machines CorporationInventors: Kangguo Cheng, Xin Miao, Philip J. Oldiges, Wenyu Xu, Chen Zhang
-
Patent number: 10164057Abstract: A vertical tunnel field effect transistor (VTFET) including a fin structure protruding from a substrate including a source/drain region, an epitaxially-grown source/drain structure on the fin structure, a cap including pillar portions, the pillar portions covering side surfaces of the epitaxially-grown source/drain structure and partially covering side surfaces of a top portion of the fin structure, a gate insulator covering remaining portions of the side surfaces of the fin structure under the pillar portions of the cap, a work function metal gate on the gate insulator, and a separation pattern surrounding a bottom portion of a fin structure such that the work function metal gate is vertically between the cap and the separation pattern, the separation pattern electrically isolating the work function metal gate from the source/drain region, and a method of manufacturing the same may be provided.Type: GrantFiled: January 24, 2018Date of Patent: December 25, 2018Assignee: Samsung Electronics Co., Ltd.Inventors: Kyung Yub Jeon, Tae Yong Kwon, Oh Seong Kwon, Soo Yeon Jeong, Yong Hee Park, Jong Ryeol Yoo
-
Patent number: 10134921Abstract: A semiconductor device includes an anode electrode, a first semiconductor region of a first conductivity type, a second semiconductor region of a second conductivity type, a conductive portion and a cathode electrode. The first semiconductor region is electrically connected to the anode electrode. The second semiconductor region is provided on the first semiconductor region. The conductive portion is provided in the first semiconductor region and the second semiconductor region with an insulating layer interposed between the conductive portion and the first and second semiconductor regions. The cathode electrode is electrically connected to the conductive portions and is electrically isolated from the second semiconductor region.Type: GrantFiled: April 25, 2018Date of Patent: November 20, 2018Assignee: KABUSHIKI KAISHA TOSHIBAInventor: Tatsuya Nishiwaki
-
Patent number: 10074652Abstract: A method for reducing parasitic capacitance of a semiconductor structure is provided. The method includes forming a fin structure over a substrate, forming a first source/drain region between the fin structure and the substrate, forming first spacers adjacent the fin structure, forming second spacers adjacent the first source/drain region and recessing the first source/drain region in exposed areas. The method further includes forming a shallow trench isolation (STI) region within the exposed areas of the recessed first source/drain region, depositing a bottom spacer over the STI region, forming a metal gate stack over the bottom spacer, depositing a top spacer over the metal gate stack, cutting the metal gate stack, forming a second source/drain region over the fin structure, and forming contacts such the STI region extends a length between the metal gate stack and the first source/drain region.Type: GrantFiled: November 9, 2017Date of Patent: September 11, 2018Assignee: International Business Machines CorporationInventors: Kangguo Cheng, Xin Miao, Philip J. Oldiges, Wenyu Xu, Chen Zhang
-
Patent number: 9712105Abstract: A device, method and process of fabricating an interdigitated multicell thermo-photo-voltaic component that is particularly efficient for generating electrical energy from photons in the red and near-infrared spectrum received from a heat source in the near field. Where the absorbing region is germanium, the device is capable of generating electrical energy by absorbing photon energy in the greater than 0.67 electron volt range corresponding to radiation in the infrared and near-infrared spectrum. Use of germanium semiconductor material provides a good match for converting energy from a low temperature heat source. The side that is opposite the photon receiving side of the device includes metal interconnections and dielectric material which provide an excellent back surface reflector for recycling below band photons back to the emitter. Multiple cells may be fabricated and interconnected as a monolithic large scale array for improved performance.Type: GrantFiled: June 16, 2015Date of Patent: July 18, 2017Assignee: MTPV Power CorporationInventors: Paul Greiff, Jose M Borrego
-
Patent number: 9331191Abstract: A GaN transistor with reduced output capacitance and a method form manufacturing the same. The GaN transistor device includes a substrate layer, one or more buffer layer disposed on a substrate layer, a barrier layer disposed on the buffer layers, and a two dimensional electron gas (2DEG) formed at an interface between the barrier layer and the buffer layer. Furthermore, a gate electrode is disposed on the barrier layer and a dielectric layer is disposed on the gate electrode and the barrier layer. The GaN transistor includes one or more isolation regions formed in a portion of the interface between the at least one buffer layer and the barrier layer to remove the 2DEG in order to reduce output capacitance Coss of the GaN transistor.Type: GrantFiled: July 29, 2014Date of Patent: May 3, 2016Assignee: Efficient Power Conversion CorporationInventors: Stephen L. Colino, Jianjun Cao, Robert Beach, Alexander Lidow, Alana Nakata, Guangyuan Zhao, Yanping Ma, Robert Strittmatter, Michael A. De Rooji, Chunhua Zhou, Seshadri Kolluri, Fang Chang Liu, Ming-Kun Chiang, Jiali Cao, Agus Jauhar
-
Patent number: 9070720Abstract: A Tunnel Field Effect Transistor device (TFET) made of at least following layers: a highly doped drain layer, a highly doped source layer, a channel layer, a gate dielectric layer and a gate electrode layer, the gate dielectric layer extending along the source layer, and a highly doped pocket layer extending in between and along the gate dielectric layer and the source layer, characterized in that the pocket layer extends to between and along the source layer and the channel layer.Type: GrantFiled: May 29, 2013Date of Patent: June 30, 2015Assignees: IMEC, Katholieke Universiteit Leuven, K.U. Leuven R&DInventors: Quentin Smets, Anne S. Verhulst, Rita Rooyackers, Marc Heyns
-
Patent number: 9065006Abstract: A device, method and process of fabricating an interdigitated multicell thermo-photo-voltaic component that is particularly efficient for generating electrical energy from photons in the red and near-infrared spectrum received from a heat source in the near field. Where the absorbing region is germanium, the device is capable of generating electrical energy by absorbing photon energy in the greater than 0.67 electron volt range corresponding to radiation in the infrared and near-infrared spectrum. Use of germanium semiconductor material provides a good match for converting energy from a low temperature heat source. The side that is opposite the photon receiving side of the device includes metal interconnections and dielectric material which provide an excellent back surface reflector for recycling below band photons back to the emitter. Multiple cells may be fabricated and interconnected as a monolithic large scale array for improved performance.Type: GrantFiled: May 11, 2012Date of Patent: June 23, 2015Assignee: MTPV Power CorporationInventors: Paul Greiff, Jose M Borrega
-
Publication number: 20150129925Abstract: A semiconductor device includes a semiconductor layer opposing to a bottom surface and a side surface of a gate electrode. An insulation film is provided between the bottom surface of the gate electrode and the semiconductor layer and between the side surface of the gate electrode and the semiconductor layer. A first conduction-type drain layer is provided in the semiconductor layer on a side of an end part of one of the bottom surface and the side surface of the gate electrode. A second conduction-type source layer is provided in the semiconductor layer opposing to the other one of the bottom surface and the side surface of the gate electrode. A second conduction-type extension layer is provided in the semiconductor layer opposing to a corner part between the side surface and the bottom surface of the gate electrode and has a lower impurity concentration than that of the source layer.Type: ApplicationFiled: February 4, 2014Publication date: May 14, 2015Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Yoshiyuki KONDO, Masakazu GOTO
-
Publication number: 20150129926Abstract: A field effect transistor is provided. The field effect transistor includes a semiconductor region formed on a substrate, wherein the semiconductor region comprises an undoped channel region, a source region including a first dopant type, and a drain region including a second dopant type, and wherein the channel region is formed of a group III-V compound semiconductor material. The field effect transistor further includes a high-K gate formed on the channel region, wherein the high-K gate is configured to generate electron tunneling between the source region and the drain region when a gate voltage is applied, and wherein a first contact surface between the source region and the channel region and a second contact surface between the drain region and the channel region are inclined.Type: ApplicationFiled: February 14, 2014Publication date: May 14, 2015Applicant: SEMICONDUCTOR MANUFACTURING INTERNATIONAL (SHANGHAI) CORPORATIONInventor: De Yuan XIAO
-
Publication number: 20150084091Abstract: Device structures, fabrication methods, and design structures for tunnel field-effect transistors. A drain comprised of a first semiconductor material having a first band gap and a source comprised of a second semiconductor material having a second band gap are formed. A tunnel barrier is formed between the source and the drain. The second semiconductor material exhibits a broken-gap energy band alignment with the first semiconductor material. The tunnel barrier is comprised of a third semiconductor material with a third band gap larger than the first band gap and larger than the second band gap.Type: ApplicationFiled: November 26, 2014Publication date: March 26, 2015Inventors: Douglas M. Daley, Hoang H. Tran, Wayne H. Woods, JR., Ze Zhang
-
Publication number: 20150076553Abstract: A semiconductor device according to the present embodiment includes a semiconductor layer. A gate dielectric film is provided on a surface of the semiconductor layer. A gate electrode is provided on the semiconductor layer via the gate dielectric film. A drain layer of a first conductivity type is provided in a part of the semiconductor layer on a side of a first end of the gate electrode. A source layer of a second conductivity type is provided in a part of the semiconductor layer on a side of a second end of the gate electrode and below the gate electrode. The source layer has a substantially uniform impurity concentration at the part of the semiconductor layer below the gate electrode. Voltages of a same polarity are applied to the gate electrode and the drain layer.Type: ApplicationFiled: December 31, 2013Publication date: March 19, 2015Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Yoshiyuki KONDO, Masakazu GOTO, Shigeru KAWANAKA, Toshitaka MIYATA
-
Patent number: 8981421Abstract: The present invention discloses a strip-shaped gate-modulated tunneling field effect transistor and a preparation method thereof, belonging to a field of field effect transistor logic device and the circuit in CMOS ultra large scale integrated circuit (ULSI). The tunneling field effect transistor includes a control gate, a gate dielectric layer, a semiconductor substrate, a highly-doped source region and a highly-doped drain region, where the highly-doped source region and the highly-doped drain region lie on both sides of the control gate, respectively, the control gate has a strip-shaped structure with a gate length greater than a gate width, and at one side thereof is connected to the highly-doped drain region and at the other side thereof extends laterally into the highly-doped source region; a region located below the control gate is a channel region; and the gate width of the control gate is less than twice width of a source depletion layer.Type: GrantFiled: July 8, 2013Date of Patent: March 17, 2015Assignee: Peking UniversityInventors: Ru Huang, Qianqian Huang, Yingxin Qiu, Zhan Zhan, Yangyuan Wang
-
Publication number: 20150069458Abstract: A tunnel field transistor (TFET) device includes a fin structure that protrudes from a substrate surface. The fin structure includes a base portion proximate to the substrate surface, a top portion, and a first pair of sidewalls extending from the base portion to the top portion. The first pair of sidewalls has a length corresponding to a length of the fin structure. The fin structure also includes a first doped region having a first dopant concentration at the base portion of the fin structure. The fin structure also includes a second doped region having a second dopant concentration at the top portion of the fin structure. The TFET device further includes a gate including a first conductive structure neighboring a first sidewall of the first pair of sidewalls. A dielectric layer electrically isolates the first conductive structure from the first sidewall.Type: ApplicationFiled: September 9, 2013Publication date: March 12, 2015Applicant: QUALCOMM IncorporatedInventors: Xia Li, Ming Cai, Bin Yang
-
Patent number: 8963219Abstract: A tunnel field effect transistor and a method of making the same. The transistor includes a semiconductor substrate. The transistor also includes a gate located on a major surface of the substrate. The transistor further includes a drain of a first conductivity type. The transistor also includes a source of a second conductivity type extending beneath the gate. The source is separated from the gate by a channel region and a gate dielectric. The transistor is operable to allow charge carrier tunnelling from an inversion layer through an upper surface of the source.Type: GrantFiled: October 11, 2011Date of Patent: February 24, 2015Assignee: NXP B.V.Inventors: Gilberto Curatola, Dusan Golubovic, Johannes Josephus Theodorus Marinus Donkers, Guillaume Boccardi, Hans Mertens
-
Publication number: 20150041847Abstract: Tunneling field effect transistors (TFETs) for CMOS architectures and approaches to fabricating N-type and P-type TFETs are described. For example, a tunneling field effect transistor (TFET) includes a homojunction active region disposed above a substrate. The homojunction active region includes a relaxed Ge or GeSn body having an undoped channel region therein. The homojunction active region also includes doped source and drain regions disposed in the relaxed Ge or GeSn body, on either side of the channel region. The TFET also includes a gate stack disposed on the channel region, between the source and drain regions. The gate stack includes a gate dielectric portion and gate electrode portion.Type: ApplicationFiled: October 22, 2014Publication date: February 12, 2015Inventors: Roza Kotlyar, Stephen M. Cea, Gilbert Dewey, Benjamin Chu-Kung, Uygar E. Avci, Rafael Rios, Anurag Chaudhry, Thomas D. Linton, JR., Ian A. Young, Kelin J. Kuhn
-
Publication number: 20150021654Abstract: An asymmetric gate tunneling transistor includes a substrate, a first-polarity portion, a second-polarity portion, a channel portion, a gate structure and an insulation body. The first-polarity portion and the second-polarity portion are disposed on the substrate. The channel portion is connected with the first-polarity portion and the second-polarity portion, and includes a first section and a second section. The gate structure includes an enveloping portion surrounding the first section, and a flat portion covering one side of the second section away from the substrate. The insulation body includes a first insulation portion disposed between the first section and the enveloping portion, and a second insulation portion disposed between the second section and the flat portion. Through the asymmetric design of the gate structure, the tunneling transistor is offered with features of a high ON current and a low OFF current.Type: ApplicationFiled: October 11, 2013Publication date: January 22, 2015Applicant: National Tsing Hua UniversityInventors: Yung-Chun WU, Yi-Ruei JHAN
-
Publication number: 20140334212Abstract: A semiconductor device of this invention (an IGBT with a built-in diode) includes: an n?-type drift layer 1; a p-type channel region 2 that is arranged in contact with the surface side of this n?-type drift layer 1; a gate electrode 5 that is provided in a trench T provided so as to penetrate this p-type channel region 2 and reach to the n?-type drift layer 1 through a gate insulating film 3; an n-type source region 4 that is provided so as to contact the trench T on the surface side of the p-type channel region 2; a high-concentration n-type region 6 that is arranged in contact with the back side of the n?-type drift layer 1; and a high-concentration p-type region 7 that is arranged in contact with the back side of this high-concentration n-type region 6; in which a junction of the high-concentration n-type region 6 and the high-concentration p-type region 7 is a tunnel junction. According to this semiconductor device, it is possible to form the IGBT and the diode on a single chip.Type: ApplicationFiled: December 15, 2011Publication date: November 13, 2014Applicant: Hitachi, Ltd.Inventors: Takayuki Hashimoto, Mutsuhiro Mori
-
Patent number: 8878276Abstract: A variable-resistance material memory (VRMM) device includes a container conductor disposed over an epitaxial semiconductive prominence that is coupled to a VRMM. A VRMM device may also include a conductive plug in a recess that is coupled to a VRMM. A VRMM array may also include a conductive plug in a surrounding recess that is coupled to a VRMM. Apparatuses include the VRMM with one of the diode constructions.Type: GrantFiled: June 21, 2012Date of Patent: November 4, 2014Assignee: Micron Technology, Inc.Inventors: Jun Liu, Michael P. Violette
-
Patent number: 8878234Abstract: In an embodiment, a semiconductor device is provided. The semiconductor device may include a substrate having a main processing surface, a first source/drain region comprising a first material of a first conductivity type, a second source/drain region comprising a second material of a second conductivity type, wherein the second conductivity type is different from the first conductivity type, a body region electrically coupled between the first source/drain region and the second source/drain region, wherein the body region extends deeper into the substrate than the first source/drain region in a first direction that is perpendicular to the main processing surface of the substrate, a gate dielectric disposed over the body region, and a gate region disposed over the gate dielectric, wherein the gate region overlaps with at least a part of the first source/drain region and with a part of the body region in the first direction.Type: GrantFiled: March 1, 2013Date of Patent: November 4, 2014Assignee: Infineon Technologies AGInventors: Harald Gossner, Ramgopal Rao, Angada Sachid, Ashish Pal, Ram Asra
-
Publication number: 20140252407Abstract: A tunnel effect transistor includes a channel made of an intrinsic semiconductor material; source and drain extension regions on either side of the channel, the source extension region being made of a semiconductor material doped according to a first type of doping P or N and the drain extension region being made of a semiconductor material doped according to a second type of doping opposite to said first type of doping; source and drain conductive regions respectively in contact with the source and drain extension regions; a gate structure including a gate dielectric layer in contact with the channel and a gate area arranged such that the gate dielectric layer is arranged between the gate area and the channel; and an area doped according to the first type of doping inserted between the channel and the drain extension region.Type: ApplicationFiled: March 6, 2014Publication date: September 11, 2014Inventors: Costin Anghel, Cyrille Le Royer, Adam Makosiej
-
Publication number: 20140203324Abstract: The present invention discloses a strip-shaped gate-modulated tunneling field effect transistor and a preparation method thereof, belonging to a field of field effect transistor logic device and the circuit in CMOS ultra large scale integrated circuit (ULSI). The tunneling field effect transistor includes a control gate, a gate dielectric layer, a semiconductor substrate, a highly-doped source region and a highly-doped drain region, where the highly-doped source region and the highly-doped drain region lie on both sides of the control gate, respectively, the control gate has a strip-shaped structure with a gate length greater than a gate width, and at one side thereof is connected to the highly-doped drain region and at the other side thereof extends laterally into the highly-doped source region; a region located below the control gate is a channel region; and the gate width of the control gate is less than twice width of a source depletion layer.Type: ApplicationFiled: July 8, 2013Publication date: July 24, 2014Applicant: Peking UniversityInventors: Ru Huang, Qianqian Huang, Yingxin Qiu, Zhan Zhan, Yangyuan Wang
-
Patent number: 8729572Abstract: A light emitting diode package includes an electrically insulated base, first and second electrodes, an LED chip, a voltage stabilizing module, and an encapsulative layer. The base has a first surface and an opposite second surface. The first and second electrodes are formed on the first surface of the base. The LED chip is electrically connected to the first and second electrodes. The voltage stabilizing module is formed on the first surface of the base, positioned between and electrically connected to the first and second electrodes. The voltage stabilizing module connects to the LED chip in reverse parallel and has a polarity arranged opposite to that of the LED chip. The voltage stabilizing module has an annular shape and encircles the first electrode. The encapsulative layer is formed on the base and covers the LED chip.Type: GrantFiled: June 27, 2012Date of Patent: May 20, 2014Assignee: Advanced Optoelectronic Technology, Inc.Inventors: Hou-Te Lin, Chao-Hsiung Chang
-
Publication number: 20140124827Abstract: Integrated circuit arrangement comprising a field effect transistor, especially a tunnel field effect transistor. An explanation is given of, inter alia, tunnel field effect transistors having a thicker gate dielectric in comparison with other transistors on the same integrated circuit arrangement. As an alternative or in addition, said tunnel field effect transistors have gate regions at mutually remote sides of a channel forming region or an interface between the connection regions of the tunnel field effect transistor.Type: ApplicationFiled: January 13, 2014Publication date: May 8, 2014Applicant: Infineon Technologies AGInventors: Juergen Holz, Ronald Kakoschke, Thomas Nirschl, Christian Pacha, Klaus Schruefer, Thomas Schulz, Doris Schmitt-Landsiedel
-
Patent number: 8669163Abstract: A semiconductor device includes a channel region; a gate dielectric over the channel region; a gate electrode over the gate dielectric; and a first source/drain region adjacent the gate dielectric. The first source/drain region is of a first conductivity type. At least one of the channel region and the first source/drain region includes a superlattice structure. The semiconductor device further includes a second source/drain region on an opposite side of the channel region than the first source/drain region. The second source/drain region is of a second conductivity type opposite the first conductivity type. At most, one of the first source/drain region and the second source/drain region comprises an additional superlattice structure.Type: GrantFiled: October 5, 2010Date of Patent: March 11, 2014Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Krishna Kumar Bhuwalka, Ching-Ya Wang, Ken-Ichi Goto, Wen-Chin Lee, Carlos H. Diaz
-
Patent number: 8629428Abstract: A tunnel field effect transistor (TFET) and method of making the same is provided. The TFET comprises a source-channel-drain structure and a gate electrode. The source region comprises a first source sub-region which is doped with a first doping profile with a dopant element of a first doping type having a first peak concentration and a second source sub-region close to a source-channel interface which is doped with a second doping profile with a second dopant element with the same doping type as the first dopant element and having a second peak concentration. The second peak concentration of the second doping profile is substantially higher than the maximum doping level of the first doping profile close to an interface between the first and the second source sub-regions.Type: GrantFiled: May 17, 2012Date of Patent: January 14, 2014Assignees: IMEC, Katholieke Universiteit Leuven, K.U. Leuven R&DInventors: Anne S. Verhulst, Kuo-Hsing Kao
-
Patent number: 8592881Abstract: An organic light emitting element includes an organic light emitting diode formed on a substrate, coupled to a transistor including a gate, a source and a drain and including a first electrode, an organic thin film layer and a second electrode; a photo diode formed on the substrate and having a semiconductor layer including a high-concentration P doping region, a low-concentration P doping region, an intrinsic region and a high-concentration N doping region; and a controller that controls luminance of light emitted from the organic light emitting diode, to a constant level by controlling a voltage applied to the first electrode and the second electrode according to the voltage outputted from the photo diode.Type: GrantFiled: April 7, 2008Date of Patent: November 26, 2013Assignee: Samsung Display Co., Ltd.Inventors: Yun-gyu Lee, Byoung-deog Choi, Hye-hyang Park, Ki-ju Im
-
Patent number: 8537590Abstract: A resistive memory comprises a tunnel barrier. The tunnel barrier is in contact with a memory material which has a memory property that can be changed by a write signal. Because of the exponential dependence of the tunnel resistance on the parameters of the tunnel barrier, a change in the memory property has a powerful effect on the tunnel resistance, whereby the information stored in the memory material can be read. A solid electrolyte (ion conductor), for example, is suitable as a memory layer, wherein the ions thereof can be moved relative to the interface with the tunnel barrier by the write signal. The memory layer, however, can also be, for example, a further tunnel barrier, the tunnel resistance of which can be changed by the write signal, for example by displacement of a metal layer present in this tunnel barrier. The invention further provides a method for storing and reading information to and from a memory.Type: GrantFiled: April 17, 2009Date of Patent: September 17, 2013Assignee: Forschungszentrum Juelich GmbHInventor: Hermann Kohlstedt
-
Patent number: 8405121Abstract: In an embodiment, a semiconductor device is provided. The semiconductor device may include a substrate having a main processing surface, a first source/drain region comprising a first material of a first conductivity type, a second source/drain region comprising a second material of a second conductivity type, wherein the second conductivity type is different from the first conductivity type, a body region electrically coupled between the first source/drain region and the second source/drain region, wherein the body region extends deeper into the substrate than the first source/drain region in a first direction that is perpendicular to the main processing surface of the substrate, a gate dielectric disposed over the body region, and a gate region disposed over the gate dielectric, wherein the gate region overlaps with at least a part of the first source/drain region and with a part of the body region in the first direction.Type: GrantFiled: February 12, 2009Date of Patent: March 26, 2013Assignee: Infineon Technologies AGInventors: Harald Gossner, Ramgopal Rao, Angada Sachid, Ashish Pal, Ram Asra
-
Patent number: 8384122Abstract: Several embodiments of a tunneling transistor are disclosed. In one embodiment, a tunneling transistor includes a semiconductor substrate, a source region formed in the semiconductor substrate, a drain region formed in the semiconductor substrate, a gate stack including a metallic gate electrode and a gate dielectric, and a tunneling junction that is substantially parallel to an interface between the metallic gate electrode and the gate dielectric. As a result of the tunneling junction that is substantially parallel with the interface between the metallic gate electrode and the gate dielectric, an on-current of the tunneling transistor is substantially improved as compared to that of a conventional tunneling transistor. In another embodiment, a tunneling transistor includes a heterostructure that reduces a turn-on voltage of the tunneling transistor.Type: GrantFiled: April 17, 2009Date of Patent: February 26, 2013Assignee: The Regents of the University of CaliforniaInventors: Chenming Hu, Anupama Bowonder, Pratik Patel, Daniel Chou, Prashant Majhi
-
Publication number: 20130021061Abstract: A tunnel field-effect transistor including at least: a source region including a corresponding source semiconductor material; a drain region including a corresponding drain semiconductor material, and a channel region including a corresponding channel semiconductor material, which is arranged between the source region and the drain region. The tunnel field-effect transistor further includes at least: a source-channel gate electrode provided on an interface between the source region and the channel region; an insulator corresponding to the source-channel gate electrode that is provided between the source-channel gate electrode and the interface between the source region and the channel region; a drain-channel gate electrode provided on an interface between the drain region and the channel region; and an insulator corresponding to the drain-channel gate electrode that is provided between the drain-channel gate electrode and the interface between the drain region and the channel region.Type: ApplicationFiled: July 18, 2012Publication date: January 24, 2013Applicant: International Business Machines CorporationInventors: Mikael T. Bjoerk, Andreas Christian Doering, Phillip Stanley-Marbell, Kirsten Emilie Moselund
-
Patent number: 8339758Abstract: A transient voltage suppressor and a method for protecting against surge and electrostatic discharge events. A semiconductor substrate of a first conductivity type has gate and anode regions of a second conductivity type formed therein. A PN junction diode is formed from a portion of the gate region and the semiconductor substrate. A cathode is formed adjacent to another portion of the gate region. A thyristor is formed from the cathode, the gate region, the substrate, and the anode region. Zener diodes are formed from other portions of the gate region and the semiconductor substrate. A second Zener diode has a breakdown voltage that is greater than a breakdown voltage of a first Zener diode and that is greater than a breakover voltage of the thyristor. The first Zener diode protects against a surge event and the second Zener diode protects against an electrostatic discharge event.Type: GrantFiled: May 1, 2008Date of Patent: December 25, 2012Assignee: Semiconductor Components Industries, LLCInventors: Mingjiao Liu, Ali Salih, Emmanuel Saucedo-Flores, Suem Ping Loo
-
Publication number: 20120223361Abstract: The present invention discloses a low-power consumption tunnelling field-effect transistor (TFET). The TFET according to the invention includes a source, a drain and a control gate, wherein the control gate extends towards the source to form a finger-type control gate, which includes an extended gate region and an original control gate region, and an active region covered by the extended gate region is also an channel region and is made of the substrate material. The invention employs a finger-shaped gate structure, and the source region of the TFET surrounds the channel so that the on-state current of the device is improved. In comparison with the conventional planar TFET, a higher on-state current and a steeper subthreshold slope may be obtained under the same process conditions and with the same active region size.Type: ApplicationFiled: May 19, 2011Publication date: September 6, 2012Inventors: Ru Huang, Zhan Zhan, Qianqian Huang, Yangyuan Wang
-
Patent number: 8212281Abstract: A variable-resistance material memory (VRMM) device includes a container conductor disposed over an epitaxial semiconductive prominence that is coupled to a VRMM. A VRMM device may also include a conductive plug in a recess that is coupled to a VRMM. A VRMM array may also include a conductive plug in a surrounding recess that is coupled to a VRMM. Apparatuses include the VRMM with one of the diode constructions.Type: GrantFiled: January 16, 2008Date of Patent: July 3, 2012Assignee: Micron Technology, Inc.Inventors: Jun Liu, Michael P. Violette
-
High fill-factor laser-treated semiconductor device on bulk material with single side contact scheme
Patent number: 8212327Abstract: The present disclosure provides systems and methods for configuring and constructing a single photo detector or array of photo detectors with all fabrications circuitry on a single side of the device. Both the anode and the cathode contacts of the diode are placed on a single side, while a layer of laser treated semiconductor is placed on the opposite side for enhanced cost-effectiveness, photon detection, and fill factor.Type: GrantFiled: August 9, 2010Date of Patent: July 3, 2012Assignee: SiOnyx, Inc.Inventors: Neal T. Kurfiss, James E. Carey, Xia Li -
Patent number: 8164110Abstract: The present invention relates to integration of lateral high-voltage devices, such as a lateral high-voltage diode (LHVD) or a lateral high-voltage thyristor, with other circuitry on a semiconductor wafer, which may be fabricated using low-voltage foundry technology, such as a low-voltage complementary metal oxide semiconductor (LV-CMOS) process. The other circuitry may include low-voltage devices, such as switching transistors used in logic circuits, computer circuitry, or the like, or other high-voltage devices, such as a microelectromechanical system (MEMS) switch. The reverse breakdown voltage capability of the LHVD may be increased by using an intrinsic material between the anode and the cathode. Similarly, in a lateral high-voltage thyristor, such as a lateral high-voltage Silicon-controlled rectifier (LHV-SCR), the withstand voltage capability of the LHV-SCR may be increased by using an intrinsic material between the anode and the cathode.Type: GrantFiled: November 18, 2010Date of Patent: April 24, 2012Assignee: RF Micro Devices, Inc.Inventors: Daniel Charles Kerr, David C. Dening, Julio Costa
-
Publication number: 20120032227Abstract: A low voltage tunnel field effect transistor includes a p-n tunnel junction, a gate-dielectric, a gate, a source-contact, and a drain-contact. The p-n tunnel junction includes a depletion region interfacing together a source-layer and a drain-layer. The depletion region includes a source-tunneling-region of the source-layer and a drain-tunneling-region of the drain-layer. When no external electric field is imposed, the depletion region of the p-n tunnel junction has an internal electric field that substantially points towards the source-tunneling-region and the drain-tunneling-region. The gate-dielectric is interfaced directly onto the drain-tunneling-region such that the drain-tunneling-region is between the source-tunneling-region and the gate-dielectric. The gate is interfaced onto the gate-dielectric such that the gate is configured to impose an external electric field which is oriented substantially in parallel to the internal electric field of the depletion region.Type: ApplicationFiled: August 9, 2011Publication date: February 9, 2012Applicant: UNIVERSITY OF NOTRE DAME DU LACInventors: Alan C. SEABAUGH, Patrick FAY, Huili (Grace) XING, Guangle ZHOU, Yeqing LU, Mark A. WISTEY, Siyuranga KOSWATTA
-
Patent number: 8093133Abstract: Transient voltage suppressor and method for manufacturing the transient voltage suppressor having a dopant or carrier concentration in a portion of a gate region near a Zener region that is different from a dopant concentration in a portion of a gate region that is away from the Zener region.Type: GrantFiled: April 4, 2008Date of Patent: January 10, 2012Assignee: Semiconductor Components Industries, LLCInventors: Emmanuel Saucedo-Flores, Mingjiao Liu, Francine Y. Robb, Ali Salih
-
Publication number: 20110127572Abstract: A gated resonant tunneling diode (GRTD) that operates without cryogenic cooling is provided. This GRTD employs conventional CMOS process technology, preferably at the 65 nm node and smaller, which is different from other conventional quantum transistors that require other, completely different process technologies and operating conditions. To accomplish this, the GRTD uses a body of a first conduction type with a first electrode region and a second electrode region (each of a second conduction type) formed in the body. A channel is located between the first and second electrode regions in the body. A barrier region of the first conduction type is formed in the channel (with the doping level of the barrier region being greater than the doping level of the body), and a quantum well region of the second conduction type formed in the channel. Additionally, the barrier region is located between each of the first and second electrode regions and the quantum well region.Type: ApplicationFiled: February 9, 2011Publication date: June 2, 2011Applicant: Texas Instruments IncorporatedInventors: Henry L. Edwards, Robert C. Bowen, Tathagata Chatterjee
-
Patent number: 7932537Abstract: Process variation-tolerant diodes and diode-connected thin film transistors (TFTs), printed or patterned structures (e.g., circuitry) containing such diodes and TFTs, methods of making the same, and applications of the same for identification tags and sensors are disclosed. A patterned structure comprising a complementary pair of diodes or diode-connected TFTs in series can stabilize the threshold voltage (Vt) of a diode manufactured using printing or laser writing techniques. The present invention advantageously utilizes the separation between the Vt of an NMOS TFT (Vtn) and the Vt of a PMOS TFT (Vtp) to establish and/or improve stability of a forward voltage drop across a printed or laser-written diode. Further applications of the present invention relate to reference voltage generators, voltage clamp circuits, methods of controlling voltages on related or differential signal transmission lines, and RFID and EAS tags and sensors.Type: GrantFiled: April 15, 2009Date of Patent: April 26, 2011Assignee: Kovio, Inc.Inventors: Vivek Subramanian, Patrick Smith