Die Bond Patents (Class 257/782)
-
Patent number: 11916042Abstract: A semiconductor package includes a substrate, a master chip on the substrate, a first slave chip on a top surface of the master chip and partially exposing the top surface of the master chip, the first slave chip having a same size as the master chip and having a same storage capacity as the master chip, and a first chip connector on the exposed top surface of the master chip and coupled to the master chip and the first slave chip.Type: GrantFiled: February 8, 2021Date of Patent: February 27, 2024Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventor: Won-Young Kim
-
Patent number: 11894321Abstract: A semiconductor device includes a conductive support member, a first semiconductor element, a second semiconductor element, an insulating element, and a sealing resin. The conductive support member includes a first die pad and a second die pad, which are separated from each other in a first direction. The first die pad and the second die pad overlap each other when viewed along the first direction. When viewed along a thickness direction, a peripheral edge of the first die pad has a first near-angle portion including a first end portion in a second direction orthogonal to both the thickness direction and the first direction. The first near-angle portion is separated from the second die pad in the first direction toward the first end portion in the second direction.Type: GrantFiled: September 3, 2021Date of Patent: February 6, 2024Assignee: ROHM CO., LTD.Inventors: Yoshizo Osumi, Hiroaki Matsubara, Tomohira Kikuchi
-
Patent number: 11842976Abstract: The present disclosure provides a chip package structure having a heat sink and a method making the same. The method includes: bonding a chip to a top surface of a package substrate and forming a heat-conducting lead having an arc-shape and placed on the chip in a vertical direction, a first end of the heat-conducting lead is connected with a surface of the chip, and a second end is connected with a solder ball; forming a plastic package material layer that protects the chip and the heat-conducting lead; forming a heat-conducting adhesive layer on the surface of the plastic package material layer, where the heat-conducting adhesive layer is connected with the solder ball on the second end of the heat-conducting lead; and forming a heat dissipation layer on a surface of the heat-conducting adhesive layer. With the present disclosure, the heat dissipation efficiency of the chip is effectively improved.Type: GrantFiled: October 26, 2022Date of Patent: December 12, 2023Assignee: SJ SEMICONDUCTOR (JIANGYIN) CORPORATIONInventors: Hanlung Tsai, Chengchung Lin, Mingchih Chen
-
Patent number: 11787690Abstract: A method of forming a micro electro mechanical system (MEMS) assembly comprises providing a substrate having an electrically conductive layer disposed thereon. The method also comprises depositing, on the substrate over the electrically conductive layer, a bonding material having an elastic modulus of less than 500 MPa so as to form a bond layer. The bond layer is completely cured, and a MEMS die is attached to the completely cured bond layer.Type: GrantFiled: April 2, 2021Date of Patent: October 17, 2023Assignee: KNOWLES ELECTRONICS, LLC.Inventors: Sung Bok Lee, John Szczech, Josh Watson
-
Patent number: 11784064Abstract: According to an embodiment, a substrate treatment apparatus includes a hair member including a noble metal, and a liquid chemical supply member to supply a liquid chemical. While a tip part of the hair member is contact with a predetermined surface of a metal, the liquid chemical is supplied onto the surface of the metal, and the metal is removed with etching.Type: GrantFiled: November 17, 2020Date of Patent: October 10, 2023Assignee: Kioxia CorporationInventors: Yasuhito Yoshimizu, Yuya Akeboshi, Fuyuma Ito, Hakuba Kitagawa
-
Patent number: 11705391Abstract: An interposer includes: a base substrate; an interconnection structure on a top surface of the base substrate and including a metal interconnection pattern; an upper passivation layer on the interconnection structure and having compressive stress; a lower passivation layer under a bottom surface of base substrate, the lower passivation layer having compressive stress that is less than the compressive stress of the upper passivation layer; a lower conductive layer under the lower passivation layer; and a through electrode penetrating the base substrate and the lower passivation layer. The through electrode electrically connects the lower conductive layer to the metal interconnection pattern of the interconnection structure.Type: GrantFiled: May 10, 2021Date of Patent: July 18, 2023Assignee: Samsung Electronics Co., Ltd.Inventors: Yu-Kyung Park, Seung-kwan Ryu, Min-seung Yoon, Yun-seok Choi
-
Patent number: 11705406Abstract: A package structure is provided. The package structure includes a redistribution structure and a first semiconductor die over the redistribution structure. The package structure also includes a wall structure laterally surrounding the first semiconductor die and the wall structure includes a plurality of partitions separated from one another. The package structure also includes an underfill material between the wall structure and the first semiconductor die. The package structure also includes a molding compound encapsulating the wall structure and the underfill material.Type: GrantFiled: June 17, 2021Date of Patent: July 18, 2023Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Po-Chen Lai, Chin-Hua Wang, Ming-Chih Yew, Li-Ling Liao, Tsung-Yen Lee, Po-Yao Lin, Shin-Puu Jeng
-
Patent number: 11682564Abstract: A temporary protective film for semiconductor sealing molding includes a support film and an adhesive layer provided on one surface or both surfaces of the support film and containing a resin and a silane coupling agent. The content of the silane coupling agent in the temporary protective film may be more than 5% by mass and less than or equal to 35% by mass with respect to the total mass of the resin.Type: GrantFiled: September 30, 2021Date of Patent: June 20, 2023Assignee: RESONAC CORPORATIONInventors: Takahiro Kuroda, Tomohiro Nagoya, Naoki Tomori
-
Patent number: 11682653Abstract: A semiconductor device includes: a substrate having a first surface and a second surface opposite to the first surface; an electronic component disposed on the first surface of the substrate; a sensor disposed adjacent to the second surface of the substrate; an electrical contact disposed on the first surface of the substrate; and a package body exposing a portion of the electrical contact.Type: GrantFiled: February 19, 2021Date of Patent: June 20, 2023Assignee: ADVANCED SEMICONDUCTOR ENGINEERING, INC.Inventors: Chih-Ming Hung, Meng-Jen Wang, Tsung-Yueh Tsai, Jen-Kai Ou
-
Patent number: 11640949Abstract: A bonded semiconductor structure includes a first device wafer and a second device wafer. The first device includes a first dielectric layer, a first bonding pad disposed in the first dielectric layer, and a first bonding layer on the first dielectric layer. The second device wafer includes a second dielectric layer, a second bonding layer on the second dielectric layer, and a second bonding pad disposed in the second dielectric layer and extending through the second bonding layer and at least a portion of the first bonding layer. A conductive bonding interface between the first bonding pad and the second bonding pad and a dielectric bonding interface between the first bonding layer and the second bonding layer include a step-height.Type: GrantFiled: August 19, 2021Date of Patent: May 2, 2023Assignee: UNITED MICROELECTRONICS CORP.Inventors: Chung-Sung Chiang, Chia-Wei Liu, Yu-Ruei Chen, Yu-Hsiang Lin
-
Patent number: 11631586Abstract: A method of integrating a first substrate having a first surface with a first insulating material and a first contact structure with a second substrate having a second surface with a second insulating material and a second contact structure. The first insulating material is directly bonded to the second insulating material. A portion of the first substrate is removed to leave a remaining portion. A third substrate having a coefficient of thermal expansion (CTE) substantially the same as a CTE of the first substrate is bonded to the remaining portion. The bonded substrates are heated to facilitate electrical contact between the first and second contact structures. The third substrate is removed after heating to provided a bonded structure with reliable electrical contacts.Type: GrantFiled: June 26, 2020Date of Patent: April 18, 2023Assignee: ADEIA SEMICONDUCTOR BONDING TECHNOLOGIES INC.Inventors: Paul M. Enquist, Gaius Gillman Fountain
-
Patent number: 11631654Abstract: A method includes bonding a first and a second package component on a top surface of a third package component, and dispensing a polymer. The polymer includes a first portion in a space between the first and the third package components, a second portion in a space between the second and the third package components, and a third portion in a gap between the first and the second package components. A curing step is then performed on the polymer. After the curing step, the third portion of the polymer is sawed to form a trench between the first and the second package components.Type: GrantFiled: November 10, 2020Date of Patent: April 18, 2023Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Szu-Wei Lu, Ying-Da Wang, Li-Chung Kuo, Jing-Cheng Lin
-
Patent number: 11573260Abstract: An integrated circuit chip is attached to a support that includes first conductive elements. First conductive pads are located on the integrated circuit chip and are electrically coupled to the first conductive elements by conductive wires. The integrated circuit chip further includes a conductive track. A switch circuit is provided to selectively electrically connect each first conductive pad to the conductive track. To test the conductive wires, a group of first conductive pads are connected by their respective switch circuits to the conductive track and current flow between corresponding first conductive elements is measured.Type: GrantFiled: December 6, 2021Date of Patent: February 7, 2023Assignee: STMicroelectronics (Grolles 2) SASInventors: Alexandre Ayres, Bertrand Borot
-
Patent number: 11562972Abstract: A chip package structure includes at least one chip, at least one thermally conductive element, a molding compound, and a redistribution layer. The respective chip has an active surface and a back surface opposite to each other and a plurality of electrodes disposed on the active surface. The thermally conductive element is disposed on the back surface of the respective chip. The molding compound encapsulates the chip and the thermally conductive element and has an upper surface and a lower surface opposite to each other. A bottom surface of each of the electrodes of the respective chip is aligned with the lower surface of the molding compound. The molding compound exposes a top surface of the respective thermally conductive element. The redistribution layer is disposed on the lower surface of the molding compound and electrically connected to the electrodes of the respective chip.Type: GrantFiled: September 1, 2021Date of Patent: January 24, 2023Assignee: Unimicron Technology Corp.Inventors: John Hon-Shing Lau, Yu-Chi Shen, Tzyy-Jang Tseng, Chen-Hua Cheng, Pei-Wei Wang
-
Patent number: 11488932Abstract: A semiconductor device includes a standardized carrier. A semiconductor wafer includes a plurality of semiconductor die and a base semiconductor material. The semiconductor wafer is singulated through a first portion of the base semiconductor material to separate the semiconductor die. The semiconductor die are disposed over the standardized carrier. A size of the standardized carrier is independent from a size of the semiconductor die. An encapsulant is deposited over the standardized carrier and around the semiconductor die. An interconnect structure is formed over the semiconductor die while leaving the encapsulant devoid of the interconnect structure. The semiconductor device is singulated through the encapsulant. Encapsulant remains disposed on a side of the semiconductor die.Type: GrantFiled: March 23, 2020Date of Patent: November 1, 2022Assignee: STATS ChipPAC Pte. Ltd.Inventors: Byung Joon Han, Il Kwon Shim, Yaojian Lin, Pandi C. Marimuthu
-
Patent number: 11488925Abstract: The present disclosure provides a chip package structure having a heat sink and a method making the same. The method includes: bonding a chip to a top surface of a package substrate and forming a heat-conducting lead having an arc-shape and placed on the chip in a vertical direction, a first end of the heat-conducting lead is connected with a surface of the chip, and a second end is connected with a solder ball; forming a plastic package material layer that protects the chip and the heat-conducting lead; forming a heat-conducting adhesive layer on the surface of the plastic package material layer, where the heat-conducting adhesive layer is connected with the solder ball on the second end of the heat-conducting lead; and forming a heat dissipation layer on a surface of the heat-conducting adhesive layer. With the present disclosure, the heat dissipation efficiency of the chip is effectively improved.Type: GrantFiled: March 8, 2021Date of Patent: November 1, 2022Assignee: SJ SEMICONDUCTOR (JIANGYIN) CORPORATIONInventors: Hanlung Tsai, Chengchung Lin, Mingchih Chen
-
Patent number: 11482541Abstract: A semiconductor device, the device including: a first level overlaid by a first memory control level; a first memory level disposed on top of said first control level, where said first memory level includes a first thinned single crystal substrate; a second memory level, said second memory level disposed on top of said first memory level, where said second memory level includes a second thinned single crystal substrate, where said memory control level is bonded to said first memory level, and where said bonded includes oxide to oxide and conductor to conductor bonding.Type: GrantFiled: April 4, 2022Date of Patent: October 25, 2022Assignee: Monolithic 3D Inc.Inventors: Zvi Or-Bach, Jin-Woo Han, Brian Cronquist
-
Patent number: 11469152Abstract: A semiconductor chip package includes a substrate having a top surface and a bottom surface, and a semiconductor device mounted on the top surface of the substrate. A gap is provided between the semiconductor device and the top surface of the substrate. A pre-cut laminate epoxy sheet is disposed on the top surface of the substrate and around a perimeter of the semiconductor device.Type: GrantFiled: September 29, 2020Date of Patent: October 11, 2022Assignee: MEDIATEK INC.Inventors: Yi-Lin Tsai, Yi-Jou Lin, I-Hsuan Peng, Wen-Sung Hsu
-
Patent number: 11430762Abstract: A semi-wafer level packaging method comprises the steps of providing a wafer; grinding a back side of the wafer; forming a metallization layer; removing a peripheral ring; bonding a first tape; applying a dicing process; bonding a second tape; removing the first tape; bonding a supporting structure; bonding a third tape; removing the second tape; and applying a singulation process. A semi-wafer level packaging method comprises the steps of providing a wafer; attaching a carrier wafer to the wafer; grinding a back side of the wafer; forming a metallization layer; applying a dicing process; bonding a supporting structure; removing the carrier wafer; bonding a tape; and applying a singulation process.Type: GrantFiled: December 30, 2020Date of Patent: August 30, 2022Assignee: ALPHA AND OMEGA SEMICONDUCTOR INTERNATIONAL LPInventors: Yan Xun Xue, Madhur Bobde, Long-Ching Wang, Bo Chen
-
Patent number: 11387209Abstract: A package structure and method of forming the same are provided. The package structure includes a die, a first dielectric layer, a second dielectric layer and a conductive terminal. The first dielectric layer covers a bottom surface of the die and includes a first edge portion and a first center portion in contact with the bottom surface of the die. The first edge portion is thicker than the first center portion. The second dielectric layer is disposed on the first dielectric layer and laterally surrounding the die. The second dielectric layer includes a second edge portion on the first edge portion and a second center portion in contact with a sidewall of the die. The second edge portion is thinner than the second center portion. The conductive terminal is disposed over the die and the second dielectric layer and electrically connected to the die.Type: GrantFiled: September 8, 2020Date of Patent: July 12, 2022Assignee: Taiwan Semiconductor Manufacturing Company Ltd.Inventors: Sung-Feng Yeh, Hsien-Wei Chen, Ming-Fa Chen
-
Patent number: 11322469Abstract: An apparatus, comprising an integrated circuit (IC) package having at least one solder bond pad, a die having at least one solder bond pad, wherein the die is bonded to the IC package by at least one solder joint between the at least one solder bond pad of the die, and the at least one solder bond pad of the IC package, and an underfill material between the IC package and the die, wherein the at least one solder joint is embedded in the underfill material, and wherein the at least one solder joint comprises a first metallurgy and a second metallurgy.Type: GrantFiled: December 18, 2017Date of Patent: May 3, 2022Assignee: Intel CorporationInventor: Chandramouleeswaran Subramani
-
Patent number: 11264311Abstract: Implementations of a clip may include a first copper layer directly bonded to a first side of a ceramic layer, a second copper layer directly bonded to a second side of the ceramic layer, the second side of the ceramic layer opposite the first side of the ceramic layer, and a plurality of channels partially etched into a thickness of the second copper layer.Type: GrantFiled: November 7, 2019Date of Patent: March 1, 2022Assignee: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLCInventors: Inpil Yoo, Seungwon Im, JooYang Eom, Jerome Teysseyre
-
Patent number: 11257785Abstract: A semiconductor device is disclosed including a multi-module interposer for enabling communication between one or more semiconductor dies within the device and a host device on which the semiconductor device is mounted. The multi-module interposer may be formed at the wafer level, and provides fan-out signal paths to and from the one or more dies in the device. Additionally, the multi-module interposer allows any of a variety of different semiconductor packaging configurations to be formed at the wafer level, including for example wire bonded packages, flip chip packages and through silicon via (TSV) packages.Type: GrantFiled: March 13, 2020Date of Patent: February 22, 2022Assignee: Western Digital Technologies, Inc.Inventors: Cong Zhang, Chin-Tien Chiu, Xuyi Yang, Yazhou Zhang
-
Patent number: 11251055Abstract: Disclosed is a temporary protective film for semiconductor sealing molding comprising: a support film; and an adhesive layer provided on one surface or both surfaces of the support film and containing a resin and a silane coupling agent, and the content of the silane coupling agent in the temporary protective film may be more than 5% by mass and less than or equal to 35% by mass with respect to the total mass of the resin.Type: GrantFiled: March 1, 2019Date of Patent: February 15, 2022Assignee: Showa Denko Materials Co., Ltd.Inventors: Takahiro Kuroda, Tomohiro Nagoya, Naoki Tomori
-
Patent number: 11217552Abstract: A method includes surrounding a die and a conductive pillar proximate the die with a molding material, where the die and the conductive pillar are disposed over a first side of a first redistribution structure, where a second side of the first redistribution structure opposing the first side is attached to a first carrier; bonding conductive pads disposed on a first surface of a pre-made second redistribution structure to the die and to the conductive pillar, where a second surface of the pre-made second redistribution structure opposing the first surface is attached to a second carrier; after bonding the conductive pads, removing the second carrier to expose conductive features of the pre-made second redistribution structure proximate the second surface; and forming conductive bumps over and electrically coupled to the conductive features of the pre-made second redistribution structure.Type: GrantFiled: September 27, 2019Date of Patent: January 4, 2022Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Jie Chen, Hsien-Wei Chen
-
Patent number: 11211373Abstract: A chip stack assembly uses a monolithic metallic multilevel connector to both join connections on at different heights on the top sides at the of the chips, and to provide a large, robust connection surface on top of top of the assembly.Type: GrantFiled: February 22, 2021Date of Patent: December 28, 2021Assignee: United Silicon Carbide, Inc.Inventors: Anup Bhalla, Francisco Astrera Sudario
-
Patent number: 11189587Abstract: A semiconductor device package includes an electronic component. The electronic component has an active surface, a back surface opposite to the active surface, and a lateral surface connected between the active surface and the back surface. The electronic component has an electrical contact disposed on the active surface. The semiconductor device package also includes a redistribution layer (RDL) contacting the back surface of the electronic component, a first dielectric layer surrounding the electrical contact on the active surface of the electronic component, and a second dielectric layer surrounding the lateral surface of the electronic component and the first dielectric layer. The second dielectric layer has a first sidewall in contact with the lateral surface of the electronic component and a second sidewall opposite to the first sidewall. The second sidewall of the second dielectric layer has a first portion proximal to the RDL and a second portion distal from the RDL.Type: GrantFiled: November 4, 2019Date of Patent: November 30, 2021Assignee: ADVANCED SEMICONDUCTOR ENGINEERING, INC.Inventor: Wen-Long Lu
-
Patent number: 11189682Abstract: A display device may include a first substrate, a first conductive pad, a second conductive pad, a first pad electrode, and a second pad electrode. The first substrate may include a first face and a second face. The first conductive pad may be disposed on the first face. The second conductive pad may be disposed on the first face and may be spaced from the first conductive pad. The first pad electrode may be disposed on the second face, may be electrically connected to the first conductive pad, and may include a protrusion. The second pad electrode may be disposed on the second face, may be electrically connected to the second conductive pad, may be spaced from the first pad electrode, and may include a recess. The protrusion of the first pad electrode may be partially inside the recess the second pad electrode.Type: GrantFiled: November 20, 2019Date of Patent: November 30, 2021Inventors: Soo Hong Cheon, Sun Kwun Son, Dong Hee Shin
-
Patent number: 11133197Abstract: A structure and method of forming are provided. The structure includes a dielectric layer disposed on a substrate. The structure includes a cavity in the dielectric layer, and a plurality of contacts positioned in the cavity and bonded to the substrate. A component is bonded to the plurality of contacts. Underfill is disposed in the cavity between the dielectric layer and the component. A plurality of connectors is on the dielectric layer, the connectors being connected through the dielectric layer to a conductor that is at a same level of metallization as the plurality of contacts.Type: GrantFiled: July 1, 2019Date of Patent: September 28, 2021Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Wei-Yu Chen, Tien-Chung Yang, An-Jhih Su, Hsien-Wei Chen
-
Patent number: 11107791Abstract: A semiconductor package structure includes a conductive structure, a first semiconductor chip, a second semiconductor chip, a first encapsulant and an upper semiconductor chip. The first semiconductor chip is electrically connected to the conductive structure. The first semiconductor chip includes at least one first conductive element disposed adjacent to a second surface thereof. The second semiconductor chip is electrically connected to the conductive structure and disposed next to the first semiconductor chip. The second semiconductor chip includes at least one second conductive element disposed adjacent to a second surface thereof. The first encapsulant is disposed on the conductive structure to cover the first semiconductor chip and the second semiconductor chip. The first conductive element and the second conductive element are exposed from the first encapsulant.Type: GrantFiled: March 14, 2019Date of Patent: August 31, 2021Assignee: ADVANCED SEMICONDUCTOR ENGINEERING, INC.Inventors: Fan-Yu Min, Chao-Hung Weng, Wei-Hang Tai, Chen-Hung Lee, Yu-Yuan Yeh
-
Patent number: 11094617Abstract: A semiconductor package comprises a lead frame, a first field-effect transistor (FET), a second low side FET, a first high side FET, a second high side FET, a first metal clip, a second metal clip, and a molding encapsulation. The semiconductor package further comprises an optional integrated circuit (IC) controller or an optional inductor. A method for fabricating a semiconductor package. The method comprises the steps of providing a lead frame; attaching a first low side FET, a second low side FET, a first high side FET, and a second high side FET to the lead frame; mounting a first metal clip and a second metal clip; forming a molding encapsulation; and applying a singulation process.Type: GrantFiled: June 27, 2019Date of Patent: August 17, 2021Assignee: ALPHA AND OMEGA SEMICONDUCTOR (CAYMAN), LTD.Inventor: Yan Xun Xue
-
Patent number: 11062949Abstract: The present invention relates to a method of manufacturing a power device and a structure of the power device, which is used to solve the problem that conventional power device needs to be independently packaged and requires a welding process. The method includes: forming a plurality of semiconductor device layers spaced in intervals on a front of a silicon wafer; excavating a plurality of grooves on the front of the silicon wafer to separate the plurality of semiconductor device layers; filling each of the plurality of grooves with each of a plurality of first spacer materials; grinding a back of the silicon wafer until the first spacer materials being exposed; attaching a plurality of metal layers to a region of the back of the silicon wafer opposite to the plurality of semiconductor device layers; and electrically connecting each of independent plurality of lead frames to the plurality of metal layers respectively. The present invention further includes the structure of the power device.Type: GrantFiled: September 24, 2019Date of Patent: July 13, 2021Inventor: Yi-Hui Lee
-
Patent number: 11004803Abstract: A method includes placing a plurality of functional dies over a carrier, placing a plurality of dummy dies over the carrier, encapsulating the plurality of functional dies and the plurality of dummy dies in an encapsulant, and forming redistribution lines over and interconnecting the plurality of functional dies. The redistribution lines, the plurality of functional dies, the plurality of dummy dies, and the encapsulant in combination form a reconstructed wafer. The plurality of functional dies are in a center region of the reconstructed wafer, and the plurality of dummy dies are in a peripheral region of the reconstructed wafer, with the peripheral region encircling the center region. The reconstructed wafer is de-bonded from the carrier. The reconstructed wafer is bonded to a package component selected from the group consisting essentially of an interposer, a package substrate, a printed circuit board, a thermal module, and combinations thereof.Type: GrantFiled: February 12, 2019Date of Patent: May 11, 2021Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Chen-Hua Yu, Tin-Hao Kuo, Hao-Yi Tsai, Chung-Shi Liu
-
Patent number: 10964594Abstract: Methods of packaging semiconductor devices and structures thereof are disclosed. In one embodiment, a method of packaging a semiconductor device includes providing a carrier wafer, providing a plurality of dies, and forming a die cave material over the carrier wafer. A plurality of die caves is formed in the die cave material. At least one of the plurality of dies is placed within each of the plurality of die caves in the die cave material. A plurality of packages is formed, each of the plurality of packages being formed over a respective at least one of the plurality of dies.Type: GrantFiled: December 18, 2018Date of Patent: March 30, 2021Assignee: Taiwan Semiconductor Manufacturing Company.Inventors: Jing-Cheng Lin, Jui-Pin Hung, Yi-Hang Lin, Tsan-Hua Tung
-
Patent number: 10930541Abstract: A method of forming a chip arrangement is provided. The method includes: arranging a plurality of stacks on a carrier, each stack including a thinned semiconductor chip, a further layer, and a polymer layer between the further layer and the chip, each stack being arranged with the chip facing the carrier; joining the plurality of stacks with each other with an encapsulation material to form the chip arrangement; exposing the further layer; and forming a redistribution layer contacting the chips of the chip arrangement.Type: GrantFiled: January 16, 2019Date of Patent: February 23, 2021Assignee: Infineon Technologies AGInventors: Thomas Kilger, Francesca Arcioni, Maciej Wojnowski
-
Patent number: 10910335Abstract: A light-emitting module includes a common carrier; a plurality of semiconductor devices formed on the common carrier, and each of the plurality of semiconductor devices including three semiconductor dies; a carrier including a connecting surface; a third bonding pad and a fourth bonding pad formed on the connecting surface; and a connecting layer. One of the three semiconductor dies includes a stacking structure; a first bonding pad; and a second bonding pad with a shortest distance less than 150 microns between the first bonding pad. The connecting layer includes a first conductive part including a first conductive material having a first shape; and a blocking part covering the first conductive part and including a second conductive material having a second shape with a diameter in a cross-sectional view. The first shape has a height greater than the diameter.Type: GrantFiled: March 31, 2020Date of Patent: February 2, 2021Assignee: EPISTAR CORPORATIONInventors: Shih-An Liao, Shau-Yi Chen, Ming-Chi Hsu, Chun-Hung Liu, Min-Hsun Hsieh
-
Patent number: 10854524Abstract: The present application provides a power semiconductor module, including a support which carries at least one power semiconductor device, the support together with the power semiconductor device is at least partly located in a housing, the support and the power semiconductor device are at least partly covered by a sealing material, additionally to the sealing material, a protecting material is provided in the housing, the protecting material is formed from silicon gel and the protecting material at least partly covers at least one of the support, the power semiconductor device and the sealing material.Type: GrantFiled: August 5, 2019Date of Patent: December 1, 2020Assignee: ABB Schweiz AGInventors: David Guillon, Charalampos Papadopoulos, Dominik Truessel, Fabian Fischer, Samuel Hartmann
-
Patent number: 10797015Abstract: A method of manufacturing a 3DIC structure includes the following processes. A die is bonded to a wafer. A first dielectric layer is formed on the wafer and laterally aside the die. A second dielectric material layer is formed on the die and the first dielectric layer. A portion of the second dielectric material layer over a non-edge region of the wafer is selectively removed to form a protruding portion over an edge region of the wafer. The second dielectric material layer is planarized to form a second dielectric layer on the first dielectric layer and the die. A bonding film is formed on the second dielectric layer. A carrier is bonded to the wafer through the bonding film.Type: GrantFiled: September 20, 2019Date of Patent: October 6, 2020Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Sung-Feng Yeh, Hsien-Wei Chen, Ming-Fa Chen
-
Patent number: 10784212Abstract: Semiconductor devices having metallization structures including crack-inhibiting structures, and associated systems and methods, are disclosed herein. In one embodiment, a semiconductor device includes a metallization structure formed over a semiconductor substrate. The metallization structure can include a bond pad electrically coupled to the semiconductor substrate via one or more layers of conductive material, and an insulating material—such as a low-? dielectric material—at least partially around the conductive material. The metallization structure can further include a crack-inhibiting structure positioned beneath the bond pad between the bond pad and the semiconductor substrate. The crack-inhibiting structure can include a barrier member extending vertically from the bond pad toward the semiconductor substrate and configured to inhibit crack propagation through the insulating material.Type: GrantFiled: December 28, 2018Date of Patent: September 22, 2020Assignee: Micron Technology, Inc.Inventors: Hyunsuk Chun, Sheng Wei Yang, Shams U. Arifeen
-
Patent number: 10756044Abstract: A fan-out semiconductor package includes a connection member including an insulating layer, a redistribution layer, and conductive vias penetrating through the insulating layer and connected to the redistribution layer, and a semiconductor chip and a passive chip disposed on the connection member and electrically connected to the redistribution layer. A conductive via connected to the passive element among the conductive vias has a multiple via shape in which a plurality of sub-vias, a width of each sub-via is decreased in a thickness direction, and end portions of the plurality of sub-vias are integrated with each other.Type: GrantFiled: March 30, 2018Date of Patent: August 25, 2020Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventor: Sang Hyuck Oh
-
Patent number: 10734343Abstract: Provided is a disclosure for optimizing the number of semiconductor devices on a wafer/substrate. The optimization comprises laying out, cutting, and packaging the devices efficiently.Type: GrantFiled: May 1, 2018Date of Patent: August 4, 2020Assignee: AMKOR TECHNOLOGY, INC.Inventors: Glenn Rinne, Daniel Richter
-
Patent number: 10665534Abstract: A semiconductor device includes a semiconductor wafer including a plurality of first semiconductor die. An opening is formed partially through the semiconductor wafer. A plurality of second semiconductor die is disposed over a first surface of the semiconductor wafer. An encapsulant is disposed over the semiconductor wafer and into the opening leaving a second surface of the semiconductor wafer exposed. A portion of the second surface of the semiconductor wafer is removed to separate the first semiconductor die. An interconnect structure is formed over the second semiconductor die and encapsulant. A thermal interface material is deposited over the second surface of the first semiconductor die. A heat spreader is disposed over the thermal interface material. An insulating layer is formed over the first surface of the semiconductor wafer. A vertical interconnect structure is formed around the first semiconductor die. Conductive vias are formed through the first semiconductor die.Type: GrantFiled: September 15, 2017Date of Patent: May 26, 2020Assignee: JCET Semiconductor (Shaoxing) Co., Ltd.Inventors: KyungHoon Lee, SangMi Park, KyoungIl Huh, DaeSik Choi
-
Patent number: 10607911Abstract: A chip carrier for carrying an encapsulated electronic chip, wherein the chip carrier comprises a laminate structure formed as a stack of a plurality of electrically insulating structures and a plurality of electrically conductive structures, and a chip coupling area at an exposed surface of the laminate structure being configured for electrically and mechanically coupling the encapsulated electronic chip, wherein one of the electrically insulating structures is configured as high frequency dielectric made of a material being compatible with low-loss transmission of a high-frequency signal, and wherein at least one of another one of the electrically insulating structures and one of the electrically conductive structures is configured as a thermomechanical buffer for buffering thermally induced mechanical load.Type: GrantFiled: January 18, 2016Date of Patent: March 31, 2020Assignee: Infineon Technologies AGInventors: Martin Richard Niessner, Walter Hartner, Gerhard Haubner, Sebastian Pahlke
-
Patent number: 10587044Abstract: A beamforming integrated circuit system for use in a phased array has a microchip with RF circuitry, a bottom surface, and a plurality of interfaces electrically connected with the RF circuitry. The plurality of interfaces includes a plurality of static interfaces and a plurality of RF interfaces. The plurality of static interfaces are on the bottom surface of the microchip and adjacent to each other. The plurality of RF interfaces are also on the bottom surface of the microchip, but radially outward of the plurality of static interfaces. The microchip is configured to be flip chip mounted.Type: GrantFiled: October 24, 2017Date of Patent: March 10, 2020Assignee: Anokiwave, Inc.Inventors: Vipul Jain, Noyan Kinayman, Robert J. McMorrow, Kristian N. Madsen, Shamsun Nahar, Nitin Jain
-
Patent number: 10553527Abstract: A substrate including a dielectric layer and a patterned conductive layer adjacent to the dielectric layer is provided. The patterned conductive layer comprises a first conductive pad, the first conductive pad comprises a first portion having a first concave sidewall. The substrate further includes a protection layer disposed on the patterned conductive layer, and the protection layer covers the first portion of the first conductive pad.Type: GrantFiled: September 12, 2017Date of Patent: February 4, 2020Assignee: ADVANCED SEMICONDUCTOR ENGINEERING, INC.Inventors: Dao-Long Chen, Chih-Pin Hung
-
Patent number: 10490517Abstract: A semiconductor device and a manufacturing method thereof according to the present invention include: a first pad electrode formed in an uppermost wiring layer of a multilayer wiring layer; a first insulating film formed on the first pad electrode; and a first organic insulating film formed over the first insulating film. Also, the semiconductor device and the manufacturing method thereof include: a barrier metal film formed on the first organic insulating film and connected to the first pad electrode; and a conductive film formed on the barrier metal film. Then, a second insulating film made of an inorganic material is formed on an upper surface of the first organic insulating film between the barrier metal film and the first organic insulating film.Type: GrantFiled: May 23, 2018Date of Patent: November 26, 2019Assignee: Renesas Electronics CorporationInventor: Tatsuya Usami
-
Patent number: 10490485Abstract: A semiconductor device that includes a first die pad, an adhesive, and a second die pad fixed to the top surface of the first die pad via the adhesive. The second die pad includes a body portion and a protrusion portion provided on a side surface of the body portion. A semiconductor chip is fixed to a top surface of the second die pad, and a lead is electrically connected to the semiconductor chip. The semiconductor device further includes a package material that covers the first die pad, the second die pad, the semiconductor chip, and the lead. The first die pad is substantially as thick as the lead.Type: GrantFiled: June 20, 2018Date of Patent: November 26, 2019Assignee: KABUSHIKI KAISHA TOSHIBAInventors: Naohisa Okumura, Yasuhisa Shintoku, Tetsuya Kurosawa, Hiroaki Kishi
-
Patent number: 10475815Abstract: An integrated circuit which enables lower cost yet provides superior performance compared to standard silicon integrated circuits by utilizing thin film transistors (TFTs) fabricated in BEOL. Improved memory circuits are enabled by utilizing TFTs to improve the density and access in a three dimensional circuit design which minimizes die area. Improved I/O is enabled by eliminating the area on the surface of the semi-conductor dedicated to I/O and allowing many times the number of I/O available. Improved speed and lower power are also enabled by the shortened metal routing lines and reducing leakage.Type: GrantFiled: December 22, 2017Date of Patent: November 12, 2019Assignee: Tacho Holdings, LLCInventors: James John Lupino, Tommy Allen Agan
-
Patent number: 10396015Abstract: A semiconductor device includes a carrier, a semiconductor die and a die attach material arranged between the carrier and the semiconductor die. A fillet height of the die attach material is less than about 95% of a height of the semiconductor die. A maximum extension of the die attach material over edges of a main surface of the semiconductor die facing the die attach material is less than about 200 micrometers.Type: GrantFiled: July 31, 2017Date of Patent: August 27, 2019Assignee: Infineon Technologies AGInventors: Joachim Mahler, Benjamin Reichert, Chen Wen Lee, Giovanni Ragasa Garbin, Peter Strobel
-
Patent number: RE48111Abstract: A semiconductor device has a first semiconductor die mounted over a carrier. An interposer frame has an opening in the interposer frame and a plurality of conductive pillars formed over the interposer frame. The interposer is mounted over the carrier and first die with the conductive pillars disposed around the die. A cavity can be formed in the interposer frame to contain a portion of the first die. An encapsulant is deposited through the opening in the interposer frame over the carrier and first die. Alternatively, the encapsulant is deposited over the carrier and first die and the interposer frame is pressed against the encapsulant. Excess encapsulant exits through the opening in the interposer frame. The carrier is removed. An interconnect structure is formed over the encapsulant and first die. A second semiconductor die can be mounted over the first die or over the interposer frame.Type: GrantFiled: March 29, 2017Date of Patent: July 21, 2020Assignee: JCET Semiconductor (Shaoxing) Co. Ltd.Inventors: Reza A. Pagaila, Seng Guan Chow, Seung Uk Yoon, Byung Tai Do, Linda Pei Ee Chua