With Particular Coupling Or Decoupling Patents (Class 327/594)
-
Patent number: 11742304Abstract: A multi-cell transistor includes a semiconductor structure, a plurality of unit cell transistors that are electrically connected in parallel, each unit cell transistor extending in a first direction in the semiconductor structure, wherein the unit cell transistors are spaced apart from each other along a second direction, and an isolation structure that is positioned between a first group of the unit cell transistors and a second group of the unit cell transistors and that extends above the semiconductor structure.Type: GrantFiled: July 19, 2021Date of Patent: August 29, 2023Assignee: Wolfspeed, Inc.Inventors: Frank Trang, Qianli Mu, Haedong Jang, Zulhazmi Mokhti
-
Patent number: 10147686Abstract: A transistor includes a semiconductor substrate having an intrinsic active device, a first terminal, and a second terminal. The transistor also includes an interconnect structure formed of layers of dielectric material and electrically conductive material on the semiconductor substrate. The interconnect structure includes a pillar, a tap interconnect, and a shield structure positioned between the pillar and the tap interconnect formed from the electrically conductive material and extending through the dielectric material. The pillar contacts the first terminal and connects to a first runner. The tap interconnect contacts the second terminal and connects to a second runner. The shield structure includes a base segment, a first leg, and a second leg extending from opposing ends of the base segment, wherein the first and second legs extend from opposing ends of the base segment in a direction that is antiparallel to a length of the base segment.Type: GrantFiled: September 26, 2017Date of Patent: December 4, 2018Assignee: NXP USA, Inc.Inventors: Charles John Lessard, Damon G. Holmes, David Cobb Burdeaux, Hernan Rueda, Ibrahim Khalil
-
Patent number: 9239353Abstract: A method of testing an integrated circuit clearance distance device (“ICCDD”) having a predetermined clearance distance in air requirement and a predetermined isolation voltage limit including calculating a value of the breakdown voltage at the predetermined clearance distance for at least one gas; and selecting a gas in which the ICCDD has a breakdown voltage that is less than the predetermined isolation voltage.Type: GrantFiled: June 20, 2013Date of Patent: January 19, 2016Assignee: TEXAS INSTRUMENTS INCORPORATEDInventor: John Paul Tellkamp
-
Patent number: 9231496Abstract: The present invention relates to a method of manufacturing a capacitive micro-machined transducer (100), in particular a CMUT, the method comprising depositing a first electrode layer (10) on a substrate (1), depositing a first dielectric film (20) on the first electrode layer (10), depositing a sacrificial layer (30) on the first dielectric film (20), the sacrificial layer (30) being removable for forming a cavity (35) of the transducer, depositing a second dielectric film (40) on the sacrificial layer (30), and depositing a second electrode layer (50) on the second dielectric film (40), wherein the first dielectric film (20) and/or the second dielectric film (40) comprises a first layer comprising an oxide, a second layer comprising a high-k material, and a third layer comprising an oxide, and wherein the depositing steps are performed by Atomic Layer Deposition. The present invention further relates to a capacitive micro-machined transducer (100), in particular a CMUT, manufactured by such method.Type: GrantFiled: January 18, 2013Date of Patent: January 5, 2016Assignee: Koninklijke Philips N.V.Inventors: Peter Dirksen, Ruediger Mauczok, Koray Karakaya, Johan Hendrik Klootwijk, Bout Marcelis, Marcel Mulder
-
Patent number: 9030253Abstract: Integrated circuit (IC) packages with multiple clock sources are disclosed. A disclosed IC package includes a first die having a first clock source and a first clock tree and a second die having a second clock source and a second clock tree. The first clock source and the second clock source may be coupled to the second clock tree and the first clock tree, respectively, through a plurality of interconnects to form a clock tree network on the IC package. The clock tree network may be operable to be driven by either the first clock source or the second clock source.Type: GrantFiled: May 30, 2012Date of Patent: May 12, 2015Assignee: Altera CorporationInventor: Tony Ngai
-
Patent number: 8908807Abstract: Methods and apparatus are disclosed for transitioning a receiver from a first state to a second state using an in-band signal over a differential serial data link.Type: GrantFiled: January 14, 2009Date of Patent: December 9, 2014Assignee: Intel CorporationInventor: Zale T. Schoenborn
-
Patent number: 8779849Abstract: Apparatuses, multi-chip modules, capacitive chips, and methods of providing capacitance to a power supply voltage in a multi-chip module are disclosed. In an example multi-chip module, a signal distribution component may be configured to provide a power supply voltage. A capacitive chip may be coupled to the signal distribution component and include a plurality of capacitive units. The capacitive chip may be configured to provide a capacitance to the power supply voltage. The plurality of capacitive units may be formed from memory cell capacitors.Type: GrantFiled: January 27, 2012Date of Patent: July 15, 2014Assignee: Micron Technology, Inc.Inventor: Timothy M. Hollis
-
Patent number: 8749022Abstract: A capacitor device includes a substrate including a first well having a first conductivity type and a first voltage applied thereto and a second well having a second conductivity type and a second voltage applied thereto; and a gate electrode disposed on an upper portion of the first well or an upper portion of the second well in such a way that the gate electrode is insulated from the first well or the second well, wherein capacitances of the capacitor device include a first capacitance between the first well and the second well and a second capacitance between the first well or the second well and the gate electrode.Type: GrantFiled: June 9, 2011Date of Patent: June 10, 2014Assignee: Samsung Electronics Co., Ltd.Inventors: Dong-Ryul Chang, Hwa-Sook Shin
-
Patent number: 8749293Abstract: A programmable passive device comprising a first node and a second node. A plurality of passive device elements electrically coupled to the first node. A plurality of switches are electrically coupled to at least the second node and selectively coupled to a number of the plurality of passive device elements to provide the programmable passive device with a pre-determined value.Type: GrantFiled: June 21, 2012Date of Patent: June 10, 2014Assignee: International Business Machines CorporationInventors: Fen Chen, Douglas D. Coolbaugh, Baozhen Li
-
Publication number: 20140028388Abstract: A system comprises a first component operable in a plurality of modes coupled to a second component via an isolation circuit. The isolation circuit comprises a first diode coupled between a power supply of the first component and an output of the isolation circuit. The output of the isolation circuit is coupled to the second component. The isolation circuit also comprises a first transistor the base of which is coupled to an output of the first component and one of the collector and emitter of which is coupled to the output of the isolation circuit. In a low power mode of the first component, parasitic supply from the output of the isolation circuit is blocked from the power supply of the first component and from the output of the first component by the first transistor and the first diode.Type: ApplicationFiled: July 27, 2012Publication date: January 30, 2014Inventors: Sergio De Santiago Dominguez, Ignacio Soler Flores, Hua Zhao
-
Patent number: 8570074Abstract: As part of a transmitter and receiver system a droop compensator is provided between the channel isolation device and the driver system to compensate for reduced transition densities. The droop compensator is configured to improve power transfer to the channel in response to reductions in transition density without affecting power transfer during periods of high transition density. The droop compensator creates an impedance mismatch between the matching circuit and driver in relation to the line impedance. The droop compensator may comprise passive elements, such as capacitors, inductors, or resistor, or active elements including transistors or power control modules. The droop compensator may be configured to operate with transformer line couplers or capacitor line couplers, and either current drivers or voltage drivers.Type: GrantFiled: October 31, 2011Date of Patent: October 29, 2013Assignee: Marvell International Ltd.Inventor: Chris Pagnanelli
-
Patent number: 8432215Abstract: A charge pump for transmitting energy and data has a primary side, a secondary side and a first coupling capacitance by way of which the primary side is connected to the secondary side, wherein the primary side is designed to periodically transmit energy in the form of a charge packet to the secondary side with the first coupling capacitance during a charge pump interval, the primary side being designed to impress an item of data on the charge pump interval by modulation, wherein the secondary side is designed to receive the item of data by demodulating the charge pump interval, wherein the secondary side is designed to impress an item of data on the charge pump interval by modulation, and wherein the primary side is designed to receive the item of data by demodulation of the charge pump interval.Type: GrantFiled: September 28, 2011Date of Patent: April 30, 2013Assignee: Infineon Technologies Austria AGInventors: Jens Barrenscheen, Martin Feldtkeller
-
Publication number: 20130049853Abstract: A coupling circuit for a bus subscriber on a bus line of a field bus with DC-voltage-free and differential EIA-485/EIA-422-compliant signal transmission according to a TTP protocol, in which the two inputs/outputs of a transmission/reception component of the bus subscriber are connected to a first winding of a signal transformer, and the two poles of the bus line are connected to a second winding of the signal transformer, and the first winding has a center tap, wherein the center tap is connected to the local reference-earth potential of the bus subscriber via a capacitor, the capacitance of which is at least 100 times the parasitic capacitance of the transformer.Type: ApplicationFiled: February 17, 2011Publication date: February 28, 2013Applicant: FTS COMPUTERTECHNIK GMBHInventors: Dieter Selos, Wolfgang Dittrich
-
Patent number: 8378741Abstract: A mobile telephone is provided that includes a plurality of circuit blocks and adapted to cut off the supply of power source voltage to any one of the circuit blocks. The mobile telephone also includes an interblock interface circuit provided on a signal path between an elected circuit block and a branch point at which the signal path branches into different branch paths so as to connect to other circuit blocks. The interblock interface circuit includes a signal gate for preventing signal transmission from the elected circuit block to the other circuit blocks, and includes a storage unit for storing a signal right before the power cut-off.Type: GrantFiled: October 4, 2011Date of Patent: February 19, 2013Assignee: Renesas Electronics CorporationInventors: Tadashi Hoshi, Kenji Hirose, Hideaki Abe, Junichi Nishimoto, Midori Nagayama
-
Publication number: 20120268152Abstract: A connection device for connecting charge-coupled device (CCD) modules to test apparatuses to test the CCD modules includes a connection unit and a test unit. The connection unit includes a plurality of connection pins. The unit under test is electrically connected to the connection unit and the test apparatuses. When the connection pins are in contact with the CCD modules, the CCD modules are electrically connected to the test apparatuses through the connection unit and the test unit, such that the test apparatus receives electric signals generated by the CCD modules to enable quality testing of the CCD modules.Type: ApplicationFiled: May 26, 2011Publication date: October 25, 2012Applicants: HON HAI PRECISION INDUSTRY CO., LTD., HONG FU JIN PRECISION INDUSTRY (ShenZhen) CO., LTD .Inventors: HAO ZHANG, HUI LI
-
Patent number: 8294505Abstract: A programmable passive device comprising a first node and a second node. A plurality of passive device elements electrically coupled to the first node. A plurality of switches are electrically coupled to at least the second node and selectively coupled to a number of the plurality of passive device elements to provide the programmable passive device with a pre-determined value.Type: GrantFiled: August 23, 2005Date of Patent: October 23, 2012Assignee: International Business Machines CorporationInventors: Fen Chen, Douglas D. Coolbaugh, Baozhen Li
-
Publication number: 20120249231Abstract: To provide reliable notification of a fault state when a power supply to a calculation processing portion is in the OFF state when a power supply to a communication processing portion is in the ON state. An isolating circuit, an inverting circuit inverting a signal branch-outputted through an output tine of the isolating circuit, and a selecting circuit that uses the signal outputted from the output line of the isolating circuit as a first input and the inverted signal from the inverting circuit as a second input, to select either the first input or the second input, depending on a selection setting status thereof, to output the selected signal to the communication processing portion are provided. A +5 V voltage is applied through a resistor to the output line of the isolating circuit. This +5 V voltage is produced through the power supply supplied from the second double-wire transmission path.Type: ApplicationFiled: March 14, 2012Publication date: October 4, 2012Applicant: YAMATAKE CORPORATIONInventors: Kouji Okuda, Hiroaki Nagoya, Kouichirou Murata
-
Patent number: 8212321Abstract: An electronic element (39?, 39, 40) having feedback control is provided by placing an inductive interposer (42) between the output connection or bus (382) and the input connection or bus (381), wherein the inductive interposer (42) forms part of a closed circuit (47) with the inductive interposer (42) substantially parallel with the output connection or bus (382) and input connection or bus (381) for a distance permitting significant inductive coupling therebetween. In a preferred embodiment, the closed circuit (47) containing the inductive interposer (42) comprises impedance ZT. By including various circuit elements (e.g., resistance, capacitance, and/or inductance) in ZT, the output-to-input feedback can be modified to advantage. This greatly increases the available design freedom, especially for power devices, such as for example, field effect, MOSFET, LDMOS. bipolar and other power devices that use substantially parallel input and output bus structures.Type: GrantFiled: October 30, 2009Date of Patent: July 3, 2012Assignee: Freescale Semiconductor, Inc.Inventors: Daniel J. Lamey, Michael Guyonnet
-
Patent number: 8188786Abstract: A modularized capacitor array includes a plurality of capacitor modules. Each capacitor module includes a capacitor and a switching device that is configured to electrically disconnect the capacitor. The switching device includes a sensing unit configured to detect the level of leakage of the capacitor so that the switching device disconnects the capacitor electrically if the leakage current exceeds a predetermined level. Each capacitor module can include a single capacitor plate, two capacitor plates, or more than two capacitor plates. The leakage sensors and switching devices are employed to electrically disconnect any capacitor module of the capacitor array that becomes leaky, thereby protecting the capacitor array from excessive electrical leakage.Type: GrantFiled: September 24, 2009Date of Patent: May 29, 2012Assignee: International Business Machines CorporationInventors: Louis L. Hsu, Xu Ouyang, Chih-Chao Yang
-
Publication number: 20110273229Abstract: A capacitance compensation circuit includes a plurality of switches having a first node coupled to an input terminal, a plurality of capacitors each coupled to a respective second node of the plurality of switches, and an adjustment circuit for providing a plurality of adjustable bias levels to a plurality of switch control nodes to precisely compensate for linear and parabolic voltage dependent components of an input or other capacitor. Two such circuits can be used with a single input terminal to compensate for both increasing and decreasing voltage dependent characteristics of a target capacitor.Type: ApplicationFiled: May 6, 2010Publication date: November 10, 2011Applicant: Aeroflex Colorado Springs Inc.Inventor: Alfio Zanchi
-
Publication number: 20110267140Abstract: An impedance calibration circuit includes: a first calibration unit configured to compare a first converted voltage obtained by converting a first calibration signal with a reference voltage and vary the first calibration signal; a voltage detection unit configured to activate a voltage detection signal according to a level of a power supply voltage; a multiplexing unit configured to select and output the reference voltage or the first converted voltage in response to the detection signal; and a second calibration unit configured to compare a second converted voltage obtained by converting a second calibration signal with the level of the output signal of the multiplexing unit and vary the second calibration signal.Type: ApplicationFiled: July 29, 2010Publication date: November 3, 2011Applicant: HYNIX SEMICONDUCTOR INC.Inventor: Ki Ho KIM
-
Patent number: 8049556Abstract: A mobile telephone is provided that includes a plurality of circuit blocks and adapted to cut off the supply of power source voltage to any one of the circuit blocks. The mobile telephone also includes an interblock interface circuit provided on a signal path between an elected circuit block and a branch point at which the signal path branches into different branch paths so as to connect to other circuit blocks. The interblock interface circuit includes a signal gate for preventing signal transmission from the elected circuit block to the other circuit blocks, and includes a storage unit for storing a signal right before the power cut-off.Type: GrantFiled: March 5, 2010Date of Patent: November 1, 2011Assignee: Renesas Electronics CorporationInventors: Tadashi Hoshi, Kenji Hirose, Hideaki Abe, Junichi Nishimoto, Midori Nagayama
-
Patent number: 8049537Abstract: As part of a transmitter and receiver system a droop compensator is provided between the channel isolation device and the driver system to compensate for reduced transition densities. The droop compensator is configured to improve power transfer to the channel in response to reductions in transition density without affecting power transfer during periods of high transition density. The droop compensator creates an impedance mismatch between the matching circuit and driver in relation to the line impedance. The droop compensator may comprise passive elements, such as capacitors, inductors, or resistor, or active elements including transistors or power control modules. The droop compensator may be configured to operate with transformer line couplers or capacitor line couplers, and either current drivers or voltage drivers.Type: GrantFiled: August 12, 2009Date of Patent: November 1, 2011Assignee: Marvell International Ltd.Inventor: Chris Pagnanelli
-
Publication number: 20110260786Abstract: To provide an electronic circuit that has an interposer (rewiring layer) inserted therein and an asynchronous receiver capable of properly receiving a signal.Type: ApplicationFiled: September 8, 2009Publication date: October 27, 2011Applicant: KEIO UNIVERSITYInventor: Tadahiro Kuroda
-
Patent number: 8035424Abstract: An AC-coupled interface circuit on a semiconductor integrated circuit apparatus performing a bidirectional data transfer via a differential transmission line includes a differential driver, a differential receiver and a potential setting section. The differential driver includes a pair of output terminals connected to a pair of signal lines. The differential receiver includes a pair of input terminals connected to the pair of signal lines. In a data transmission operation, the differential driver converts transmit data to a differential signal to output the differential signal. In a data reception operation, the differential receiver receives a differential signal transferred to the pair of signal lines and converts the differential signal to receive data. The potential setting section sets a potential of the pair of signal lines to a predetermined stable potential before the differential signal is transferred to the pair of signal lines.Type: GrantFiled: July 23, 2007Date of Patent: October 11, 2011Assignee: Panasonic CorporationInventors: Yoshihide Komatsu, Tsuyoshi Ebuchi, Satoshi Hori, Takashi Hirata, Junji Nakatsuka
-
Publication number: 20110241916Abstract: Systems and apparatus are provided for interfacing a digital controller with an analog input means. The system comprises a digital controller with the input of the digital controller coupled to the output of the analog-to-digital converter. The system further comprises a digital-to-analog converter coupled to an analog interface circuit. The analog interface circuit comprises a reconfigurable RC network switchably coupled to a first amplifier or to a second amplifier. The analog interface circuit further comprises a third amplifier having an input being coupled to an output of the second amplifier and the output of the third amplifier being coupled to the one or more input signal paths to the first amplifier.Type: ApplicationFiled: March 30, 2010Publication date: October 6, 2011Applicant: HONEYWELL INTERNATIONAL INC.Inventors: Mitch Fletcher, Jef Sloat, Michael R. Gregg
-
Publication number: 20110128074Abstract: A primitive cell according to the present invention includes: an internal circuit; a power supply wire that applies a power supply voltage to the internal circuit; and a ground wire that applies a ground voltage to the internal circuit, in which the power supply wire and the ground wire are arranged so as to be localized in one side of outer peripheral sides of the cell.Type: ApplicationFiled: November 24, 2010Publication date: June 2, 2011Inventor: Fumio NAKANO
-
Publication number: 20110102077Abstract: An electronic element (39?, 39, 40) having feedback control is provided by placing an inductive interposer (42) between the output connection or bus (382) and the input connection or bus (381), wherein the inductive interposer (42) forms part of a closed circuit (47) with the inductive interposer (42) substantially parallel with the output connection or bus (382) and input connection or bus (381) for a distance permitting significant inductive coupling therebetween. In a preferred embodiment, the closed circuit (47) containing the inductive interposer (42) comprises impedance ZT. By including various circuit elements (e.g., resistance, capacitance, and/or inductance) in ZT, the output-to-input feedback can be modified to advantage. This greatly increases the available design freedom, especially for power devices, such as for example, field effect, MOSFET, LDMOS. bipolar and other power devices that use substantially parallel input and output bus structures.Type: ApplicationFiled: October 30, 2009Publication date: May 5, 2011Applicant: FREESCALE SEMICONDUCTOR, INC.Inventors: Daniel J. Lamey, Michael Guyonnet
-
Patent number: 7759975Abstract: A first converter circuit converts a state signal, whose level is constant or slowly varies during a predetermine period of time, into a pulse signal to allow the signal to propagate across an electrically insulating area. A second converter circuit converts the pulse signal, which has propagated through an insulating circuit, into the original state signal or a signal having the same characteristics as the original state signal.Type: GrantFiled: December 29, 2008Date of Patent: July 20, 2010Assignee: Hitachi, Ltd.Inventors: Fumio Murabayashi, Takashi Sase, Mutsumi Kikuchi, Atsuo Watanabe, Masatsugu Amishiro, Kenji Tabuchi
-
Publication number: 20100176878Abstract: A capacitively and conductively coupled multiplexer (C3mux) circuit is described. This C3mux circuit includes a set of nonlinear coupling capacitors, such as metal-oxide-semiconductor (MOS) transistors, that can multiplex multiple input signals while minimizing the parasitic capacitance penalty associated with the ‘off’ paths. In particular, the capacitance of a given MOS transistor depends on whether its channel is present or absent. Furthermore, this channel is formed based on whether the gate-to-source and drain voltages for the MOS transistor are greater than the MOS transistor's threshold voltage. Note that the capacitance of the MOS transistors in the C3mux circuit is low for the unselected inputs. Consequently, the parasitic loading and the delay increase slowly as a function of the number of inputs. Moreover, the conductive feedback can be used to maintain a DC level of the input signals.Type: ApplicationFiled: January 12, 2009Publication date: July 15, 2010Applicant: SUN MICROSYSTEMS, INC.Inventors: Robert J. Drost, Alex Chow, Robert D. Hopkins
-
Patent number: 7705668Abstract: A mobile telephone is provided that includes a plurality of circuit blocks and adapted to cut off the supply of power source voltage to any one of the circuit blocks. The mobile telephone also includes an interblock interface circuit provided on a signal path between an elected circuit block and a branch point at which the signal path branches into different branch paths so as to connect to other circuit blocks. The interblock interface circuit includes a signal gate for preventing signal transmission from the elected circuit block to the other circuit blocks, and includes a storage unit for storing a signal right before the power cut-off.Type: GrantFiled: December 9, 2008Date of Patent: April 27, 2010Assignee: Renesas Technology Corp.Inventors: Tadashi Hoshi, Kenji Hirose, Hideaki Abe, Junichi Nishimoto, Midori Nagayama
-
Patent number: 7667487Abstract: A circuit assembly includes a functional chip and a first capacitor. The functional chip includes a first logic island and a second logic island. The first capacitor is configured to be selectively coupled (e.g., at different times) to a first power supply terminal of the first logic island and a second power supply terminal of the second logic island.Type: GrantFiled: January 10, 2008Date of Patent: February 23, 2010Assignee: International Business Machines CorporationInventors: Gerald K. Bartley, Darryl J. Becker, Paul E. Dahlen, Philip R. Germann, Andrew B. Maki, Mark O. Maxson
-
Publication number: 20100019839Abstract: A semiconductor integrated circuit includes a flip-flop circuit, a capacitive element, and a switch circuit. The switch circuit includes a first switch circuit which couples the capacitive element to two nodes of the flip-flop circuit at a first timing, and a second switch circuit which short-circuits ends of the capacitive element connected to the two nodes at a second timing different from the first timing.Type: ApplicationFiled: July 21, 2009Publication date: January 28, 2010Applicant: NEC ELECTRONICS CORPORATIONInventor: Junji Monden
-
Publication number: 20090184760Abstract: An automotive drive system for a high voltage electric motor comprises a microcontroller and ECU powered by a low voltage (12 volt) bus net which controls the drives of a high voltage inverter powered by a 100 volt or higher source, which, in turn, drives the motor. To provide good electrical insulation between the low voltage and high voltage systems, the low voltage control signals are produced by a low voltage signal transmitter chip which has a small integral antenna which wirelessly communicates with the antenna of a high voltage driver IC which drives the power devices of the high voltage inverter. The two IC chips are separated by a suitable isolation distance and may be bare chips, individually packaged chips or co-packed chips. Plural control IC chips and driver IC chips can communicate with one another for adverse control functions, including “smart” functions.Type: ApplicationFiled: January 22, 2008Publication date: July 23, 2009Inventor: Henning M. Hauenstein
-
Publication number: 20090115506Abstract: A first converter circuit converts a state signal, whose level is constant or slowly varies during a predetermine period of time, into a pulse signal to allow the signal to propagate across an electrically insulating area. A second converter circuit converts the pulse signal, which has propagated through an insulating circuit, into the original state signal or a signal having the same characteristics as the original state signal.Type: ApplicationFiled: December 29, 2008Publication date: May 7, 2009Applicant: HITACHI, LTD.Inventors: Fumio Murabayashi, Takashi Sase, Mutsumi Kikuchi, Atsuo Watanabe, Masatsugu Amishiro, Kenji Tabuchi
-
Publication number: 20090102548Abstract: An enhancement circuit for enhancing the value of a coil having a first winding. The enhancement circuit comprises a second winding forming a transformer with the first winding and having a first terminal coupled to the ground and a second terminal coupled to an input of a feedback circuit. The feedback circuit senses the voltage over the coil and comprises a transconductance amplifier that amplifies and converts the sensed voltage into a current injected back in the second winding. In a preferred embodiment, the coil has a pair of windings and is used in a double-ended low-pass filter, as an xDSL splitter for telecommunication applications. The pair of windings is then coupled between telecommunication input terminals and output terminals of the low-pass filter. The improved enhancement circuit comprises a third and a fourth winding both coupled to the first and second windings.Type: ApplicationFiled: October 15, 2008Publication date: April 23, 2009Inventor: Edmond Celina Jozef Op De Beeck
-
Patent number: 7479823Abstract: A semiconductor integrated circuit is provided including a plurality of circuit blocks and adapted to cut off the supply of power source voltage to any one of the circuit blocks. The integrated circuit includes an interblock interface circuit provided on a signal path between an elected circuit block and a branch point at which the signal path branches into different branch paths so as to connect to other circuit blocks. The interblock interface circuit includes a signal gate for preventing signal transmission from the elected circuit block to the other circuit blocks, and includes a storage unit for storing a signal right before the power cut-off.Type: GrantFiled: January 27, 2006Date of Patent: January 20, 2009Assignee: Renesas Technology Corp.Inventors: Tadashi Hoshi, Kenji Hirose, Hideaki Abe, Junichi Nishimoto, Midori Nagayama
-
Publication number: 20090002067Abstract: A method and class of circuit configurations for coupling low-frequency signals from one stage of an electronic apparatus to another stage, from the outside world to such a stage, or from such a stage to the outside world, through the use of a plurality of symmetrical double-layer capacitors combined with other electronic components are disclosed. The capacitors are used for signal transmission while blocking direct current, rather than for energy storage. Use of double-layer capacitors in place of more conventional capacitors permits the transmission of a much wider range of signals with far less distortion. The technology is particularly well-adapted to use in medical devices, including bioelectronic stimulators, where redundant devices are required for safety in case of single component failure while unacceptable levels of distortion may occur when conventional components are used.Type: ApplicationFiled: June 27, 2007Publication date: January 1, 2009Applicant: Healthonics, IncInventor: James W. Kronberg
-
Patent number: 7468626Abstract: A semiconductor integrated circuit is provided including a plurality of circuit blocks and adapted to cut off the supply of power source voltage to any one of the circuit blocks. The integrated circuit includes an interblock interface circuit provided on a signal path from the elected circuit block to other circuit blocks, wherein a single output of the interblock interface circuit is branched out to other circuit blocks. The interblock interface circuit includes a signal gate for preventing signal transmission to other circuit blocks and includes a storage unit for storing a signal right before the power cut.Type: GrantFiled: June 8, 2006Date of Patent: December 23, 2008Assignee: Renesas Technology CorporationInventors: Tadashi Hoshi, Kenji Hirose, Hideaki Abe, Junichi Nishimoto, Midori Nagayama
-
Patent number: 7468627Abstract: A semiconductor integrated circuit is provided including a plurality of circuit blocks and adapted to cut off the supply of power source voltage to any one of the circuit blocks. The integrated circuit includes an interblock interface circuit provided on a signal path from the elected circuit block to other circuit blocks, wherein a single output of the interblock interface circuit is branched out to other circuit blocks. The interblock interface circuit includes a signal gate for preventing signal transmission to other circuit blocks and includes a storage unit for storing a signal right before the power cut.Type: GrantFiled: June 8, 2006Date of Patent: December 23, 2008Assignee: Renesas Technology CorporationInventors: Tadashi Hoshi, Kenji Hirose, Hideaki Abe, Junichi Nishimoto, Midori Nagayama
-
Publication number: 20080238538Abstract: A receiving device includes a mixer, an AC coupling circuit, a post-stage circuit, and a DC offset calibration circuit. The mixer is utilized for mixing an input signal with a local oscillating (LO) signal from an oscillator to generate a converted signal. The AC coupling circuit is coupled to the mixer and utilized for reducing at least one portion of DC offset of the converted signal to generate a filtered signal. The post-stage circuit is coupled to the AC coupling circuit and utilized for processing the filtered signal to generate an output signal. The DC offset calibration circuit is coupled to the post-stage circuit and utilized for providing at least a compensation current for the post-stage circuit to reduce DC offset of the output signal.Type: ApplicationFiled: April 1, 2008Publication date: October 2, 2008Inventors: Pei-Ju Chiu, Chia-Jun Chang, Chao-Cheng Lee
-
Publication number: 20080204130Abstract: A oscillator bias injector system for use in maritime applications in connection with a VSAT communication system including a satellite modem connected to a commercially available high power block upconverter and low noise block downconverter which are both connected to an outdoor antenna mounted on a stabilized platform, which antenna sends and receives signals from a Ku-band satellite in geosynchronous orbit. The oscillator bias injector is installed between the block upconverter and the satellite modem such that the RF signal generated by satellite modem is combined with an internally generated stabilized 10 MHz reference signal from oscillator, which summed signal is then combined with DC bias generated by an AC rectifier to thereby provide a means of interfacing a custom designed modem to the block upconverter to improve the uplink speed of the VSAT system.Type: ApplicationFiled: February 28, 2007Publication date: August 28, 2008Inventors: Gerald H. Nesbit, Forrest Wheat
-
Patent number: 7187236Abstract: An operational amplifier input stage provides a symmetrical rail-to-rail input common-mode voltage without turning off either pair of complementary differential input transistors. Secondary, or surrogate, transistor pairs assume the function of the complementary differential transistors. The circuit also maintains essentially constant transconductance, constant slew rate, and constant signal-path supply current as it provides rail-to-rail operation.Type: GrantFiled: September 7, 2004Date of Patent: March 6, 2007Assignee: UT-Battelle, LLCInventors: Charles Lanier Britton, Jr., Stephen Fulton Smith
-
Patent number: 7096104Abstract: Control unit for a load, in particular for a sliding sunroof control of a vehicle, having a microprocessor and having an integrated voltage regulator for generating the supply voltage of the microprocessor from the battery voltage of an on-board battery, in which case, in order to switch on the microprocessor the latter is fed its supply voltage by means of a wake-up pulse for a predetermined switch-on duration and said supply voltage is maintained as long as the microprocessor outputs trigger signals.Type: GrantFiled: August 1, 2002Date of Patent: August 22, 2006Assignee: Siemens AktiengesellschaftInventor: Herbert Stangl
-
Patent number: 7078959Abstract: A semiconductor integrated circuit is provided including a plurality of circuit blocks and adapted to cut off the supply of power source voltage to any one of the circuit blocks. The integrated circuit includes an interblock interface circuit provided on a signal path between an elected circuit block and a branch point at which the signal path branches into different branch paths so as to connect to other circuit blocks. The interblock interface circuit includes a signal gate for preventing signal transmission from the elected circuit block to the other circuit blocks, and includes a storage unit for storing a signal right before the power cut-off.Type: GrantFiled: December 20, 2004Date of Patent: July 18, 2006Assignee: Renesas Technology CorporationInventors: Tadashi Hoshi, Kenji Hirose, Hideaki Abe, Junichi Nishimoto, Midori Nagayama
-
Patent number: 6853239Abstract: A semiconductor integrated circuit is provided including a plurality of circuit blocks and adapted to cut off the supply of power source voltage to any one of the circuit blocks. The integrated circuit includes an interblock interface circuit provided on a signal path from the elected circuit block to other circuit blocks, wherein a single output of the interblock interface circuit is branched out to other circuit blocks. The interblock interface circuit includes a signal gate for preventing signal transmission to other circuit blocks and includes a storage unit for storing a signal right before the power cut.Type: GrantFiled: August 5, 2003Date of Patent: February 8, 2005Assignee: Renesas Technology CorporationInventors: Tadashi Hoshi, Kenji Hirose, Hideaki Abe, Junichi Nishimoto, Midori Nagayama
-
Patent number: 6639454Abstract: A semiconductor integrated circuit is provided including a plurality of circuit blocks and adapted to cut off the supply of power source voltage to any one of the circuit blocks. The integrated circuit includes an interblock interface circuit provided on a signal path from the elected circuit block to other circuit blocks, wherein a single output of the interblock interface circuit is branched out to other circuit blocks. The interblock interface circuit includes a signal gate for preventing signal transmission to other circuit blocks and includes a storage unit for storing a signal right before the power cut.Type: GrantFiled: February 25, 2002Date of Patent: October 28, 2003Assignee: Hitachi, Ltd.Inventors: Tadashi Hoshi, Kenji Hirose, Hideaki Abe, Junichi Nishimoto, Midori Nagayama
-
Patent number: 6391667Abstract: A power supply unit which supplies voltage to electric components, includes: a DC power supply (40) which supplies DC voltage to the electric components; at least one capacitor (C1), provided between the DC power supply (40) and the electric components, which charges the DC voltage; an input switch (SW1a) which connects or disconnects the capacitor (C1) and the DC power supply (40); and an output switch (SW1b) which connects or disconnects the capacitor (C1) and the electric components (semiconductor device under test); and a switching control unit (60) which charges the capacitor (C1) and supplies the DC voltage charged in the capacitor (C1) to the electric components. Thereby, the DC voltage to be supplied to the electric components or semiconductor device under test can be temporarily switched to low-noise DC voltage supplied from the charged-up capacitor (C1) during the test.Type: GrantFiled: April 3, 2000Date of Patent: May 21, 2002Assignee: Advantest CorporationInventor: Yoshihiro Hashimoto
-
Patent number: 6335648Abstract: When a semiconductor integrated circuit device is reset, an input and output node is to be pulled down or up for stability of the integrated circuit, wherein a series combination of a pull-down resistor/pull-up resistor and a switching transistor is integrated on the semiconductor chip in such a manner as to permit the switching transistor to flow electric current through the pull-down/pull-up resistor only when the semiconductor integrated circuit device is reset, thereby enhancing the stability without sacrifice of the power consumption.Type: GrantFiled: August 23, 2000Date of Patent: January 1, 2002Assignee: NEC CorporationInventor: Hiroshi Matsushita
-
Patent number: 5900770Abstract: A computer circuit comprising a driver circuit and a variable loading circuit coupled to the driver circuit. The variable loading circuit is configured to provide a first capacitive load to the output driver while operating according to a first state, and a second capacitive load while operating according to a second state. According to one embodiment, the variable loading circuit includes a first programmable cell element. The variable loading circuit is configured to operate according to the first state in response to the first programmable cell element being programmed. The variable loading circuit is further configured to operate according to the second state in response to the first programmable cell element being erased and a voltage potential being supplied.Type: GrantFiled: June 13, 1997Date of Patent: May 4, 1999Assignee: Intel CorporationInventor: Gregory D. Sabin