Including Logic Circuit Patents (Class 377/116)
-
Patent number: 10419004Abstract: A monotonic counter includes a plurality of stages respectively corresponding to a plurality of counting bits of the monotonic counter. At least one of the plurality of stages is a non-volatile flip-flop (NVFF) counter that includes a plurality of NVFFs, each NVFF including a pair of non-volatile memory cells.Type: GrantFiled: April 21, 2017Date of Patent: September 17, 2019Assignee: Windbond Electronics CorporationInventors: Seow Fong Lim, Chi-Shun Lin
-
Patent number: 9871986Abstract: A counter configured to perform counting at both edges of an input clock to output an additional value or a subtraction value for a previous count value and a next count value includes a first latch circuit that latches the input clock, a second latch circuit that latches an output from the first latch circuit, a holding section that holds data of the 0th bit of a count value, and a correction section that performs count correction on data of the first and subsequent bits of the count value on the basis of an output of the second latch circuit.Type: GrantFiled: April 20, 2015Date of Patent: January 16, 2018Assignee: SONY CORPORATIONInventor: Yasuaki Hisamatsu
-
Patent number: 9548135Abstract: Counting status circuits are electrically coupled to corresponding status elements. The status elements selectably store a bit status of a bit line coupled to a memory array. The bit status can indicate one of at least pass and fail. The counting status circuits are electrically coupled to each other in a sequential order. Control logic causes processing of the counting status circuits in the sequential order to determine a total of the memory elements that store the bit status. The total number of memory elements that store the bit status indicate the number of error bits or non-error bits, which can help determine whether there are too many errors to be fixed by error correction codes.Type: GrantFiled: October 16, 2013Date of Patent: January 17, 2017Assignee: MACRONIX INTERNATIONAL CO., LTD.Inventors: Yih-Shan Yang, Shou-Nan Hung, Chun-Hsiung Hung, Yao-Jen Kuo, Meng-Fan Chang
-
Patent number: 9543963Abstract: An input value, where the input value is an amount which the current value of the counter is to be increased is received. The current value of the modulo binary counter and an offset value of the modulo binary counter are increased by the input value. Whether the current value of the counter is greater than or equal to the modulus value of the binary counter is determined. The current value of the counter is replaced with an updated offset value of the counter, where the updated offset value is the offset value of the counter increased by the input value. The updated offset value of the counter is returned.Type: GrantFiled: January 30, 2015Date of Patent: January 10, 2017Assignee: International Business Machines CorporationInventors: Steven R. Carlough, Adam B. Collura
-
Patent number: 9438248Abstract: An n-bit counter is formed from cascading counter sub-modules. The counter includes combinatorial control logic coupled to a lower-order counter sub-module. The control logic includes a clock-gating integrated cell arranged to clock gate at least one higher-order counter sub-module dependent on a logical combination of outputs of the lower-order counter sub-module and to provide a multi-cycle path for resolution of a logical combination of outputs of any subsequent cascaded counter sub-modules. The control logic does not include any intervening memory device between the lower-order counter sub-module and the clock-gating integrated cell for use in determining a later control logic output.Type: GrantFiled: December 12, 2014Date of Patent: September 6, 2016Assignee: FREESCALE SEMICONDUCTOR, INC.Inventors: Naman Gupta, Amol Agarwal, Gaurav Goyal
-
Patent number: 9042508Abstract: A counter configured to perform counting at both edges of an input clock to output an additional value or a subtraction value for a previous count value and a next count value includes a first latch circuit that latches the input clock, a second latch circuit that latches an output from the first latch circuit, a holding section that holds data of the 0th bit of a count value, and a correction section that performs count correction on data of the first and subsequent bits of the count value on the basis of an output of the second latch circuit.Type: GrantFiled: May 22, 2013Date of Patent: May 26, 2015Assignee: SONY CORPORATIONInventor: Yasuaki Hisamatsu
-
Publication number: 20150124926Abstract: An integrated circuit counter includes a cascaded chain of bit counters, which are collectively configured to count a number of first edges of a counter input signal received at an input thereof and output the count as a counter output signal. The cascaded chain includes at least two bit counters, which are: (i) configured to support both counter and buffer modes of operation, and (ii) responsive to respective bypass control bit signals having values that specify whether a corresponding one of the at least two bit counters is disposed in the counter or buffer mode of operation.Type: ApplicationFiled: November 3, 2014Publication date: May 7, 2015Inventors: Won-Ho Choi, Jin-Woo Kim, Hyeok-Jong Lee
-
Patent number: 8976052Abstract: A counter includes a buffer unit and a ripple counter. The buffer unit generates at least one least significant signal of a count by buffering at least one clock signal until a termination time point. The ripple counter generates at least one most significant signal of the count by sequentially toggling in response to at least one of the least significant signal. The counter performs multiple data rate counting with enhance operation speed and reduced power consumption.Type: GrantFiled: December 21, 2009Date of Patent: March 10, 2015Assignee: Samsung Electronics Co., Ltd.Inventors: Kyung-Min Kim, Kyoung-Min Koh, Yoon-Seok Han
-
Patent number: 8498372Abstract: A counter circuit is provided that can switch delay times by use of a simple circuit configuration. A counter circuit includes plural stages of flip flops connected in cascade, in which a flip flop in a first stage receives a clock from an oscillator as an input signal, and a flip flop in a given stage after the first stage receives a Q output of a preceding stage as an input signal, wherein all or part of the plural stages of flip flops receive a mode signal, and wherein each of the plural stages of flip flops divides by 2 a frequency of the received input signal for output as a Q output when the mode signal indicates a normal delay mode, and each stage of the flip flops that receives the mode signal allows through passage of the received input signal for output as a Q output when the mode signal indicates a delay shortened mode.Type: GrantFiled: November 24, 2009Date of Patent: July 30, 2013Assignee: Mitsumi Electric Co., Ltd.Inventor: Takashi Takeda
-
Patent number: 8395539Abstract: In a double data rate (DDR) counter and counting method used in, for example, an analog-to-digital conversion in, for example, a CMOS image sensor and method, a first stage of the counter generates a least significant bit (LSB) of the value in the counter. The counter includes at least one second stage for generating another bit of the value in the counter. An input clock signal is applied to a data input of the first stage and a clock input of the second stage.Type: GrantFiled: December 7, 2009Date of Patent: March 12, 2013Assignee: Samsung Electronics Co., Ltd.Inventors: Yong Lim, Kyoung-Min Koh, Kyung-Min Kim
-
Patent number: 8203327Abstract: A device for counting oscillations of an oscillating temporal signal. The device comprises means for counting all the alternate crossings of a positive threshold value and of a negative threshold value by a monitored time signal.Type: GrantFiled: June 15, 2009Date of Patent: June 19, 2012Assignee: Airbus Operations SASInventors: Philippe Goupil, Pascal Traverse
-
Patent number: 7990304Abstract: In a double data rate (DDR) counter and counting method used in, for example, an analog-to-digital conversion in, for example, a CMOS image sensor and method, a first stage of the counter generates a least significant bit (LSB) of the value in the counter. The first stage includes a first clock input and is edge-triggered on one of the rising and falling edges of a signal applied at the first clock input. The counter includes at least one second stage for generating another bit of the value in the counter. The second stage includes a second clock input and is edge-triggered on the other of the rising and falling edges of a signal applied at the second clock input.Type: GrantFiled: November 13, 2009Date of Patent: August 2, 2011Assignee: Samsung Electronics Co., Ltd.Inventors: Yong Lim, Kyoung-Min Koh, Kyung-Min Kim
-
Publication number: 20110074968Abstract: A counter includes a buffer unit and a ripple counter. The buffer unit generates at least one least significant signal of a count by buffering at least one clock signal until a termination time point. The ripple counter generates at least one most significant signal of the count by sequentially toggling in response to at least one of the least significant signal. The counter performs multiple data rate counting with enhance operation speed and reduced power consumption.Type: ApplicationFiled: December 21, 2009Publication date: March 31, 2011Inventors: Kyung-Min Kim, Kyoung-Min Koh, Yoon-Seok Han
-
Publication number: 20090195682Abstract: A counter array and an image sensor including the same may be provided. The counter array may include a controller and a plurality of counter units. The controller may output an operation control signal and a direction indication signal. The counter units hold previous output values or may perform a counting operation in response to the operation control signal and may perform an up-count operation or a down-count operation in response to the direction indication signal when performing the counting operation.Type: ApplicationFiled: January 30, 2009Publication date: August 6, 2009Inventors: Kyoung Min Koh, Kyung-Min Kim, Yong Lim
-
Patent number: 7515159Abstract: A reconfigurable address generation circuit for image processing is configured to an arbitrary state based on configuration data generates a read address for reading out image data of pixel units having a plurality of rows and columns from a memory which stores image data. As the configuration data, there are set a X, Y count end value of the read out pixel unit, a width value of the image in the memory, and edge information for clip processing. The address generation circuit has X counter; Y counter; an X, Y clip processing circuits which convert the count value of the X, Y counter according to the left, right top and bottom edge information; and an address calcuration circuit which generates the reading out address, based on the count values from the X and Y clip processing circuits and the width value.Type: GrantFiled: February 3, 2006Date of Patent: April 7, 2009Assignee: Fujitsu Microelectronics LimitedInventor: Tetsuo Kawano
-
Publication number: 20080008289Abstract: An integrated circuit (IC) die includes a plurality of edge counters. Each edge counter is provided to detect at least one change in signal level at a respective location on the IC die. The IC die is in communication with a memory and also includes an event recording circuit on the IC die provided to store states of the counters in the memory.Type: ApplicationFiled: June 21, 2006Publication date: January 10, 2008Inventors: Pat Brouillette, Jason G. Sandri
-
Patent number: 7145978Abstract: A high speed binary counter includes a counting first flip-flop for each binary bit, a single AND gate for each lower order binary bit beyond B0 and B1, and at least two AND gates for each higher order binary bit. The counter also includes an input factor delay second flip-flop. The counter is further provided with a mechanism for redundant least significant terms for lesser order bits.Type: GrantFiled: November 17, 2004Date of Patent: December 5, 2006Inventor: James M. Lewis
-
Patent number: 7003067Abstract: Described are fast synchronous counters with reduced combinatorial logic. In one embodiment, a four-bit shift register is configured in a ring and preset with a data pattern (e.g., 1000). The register is then rapidly shifted into any of four unique states. Combinatorial logic connected to the shift register converts the four unique states into a two-bit binary signal representative of the four states. In the general case, counters in accordance with this embodiment represent N-bit binary numbers using 2N synchronous storage elements. Two or more counters can be combined to produce larger synchronous counters. An up/down counter in accordance with yet another embodiment is connected to a multi-path delay line to create a variable delay circuit. The switching speed of the delay circuit is independent of the number of delay settings. Also advantageous, the delay circuit scales linearly, in terms of power consumption and area, with changes in delay granularity.Type: GrantFiled: October 29, 2004Date of Patent: February 21, 2006Assignee: Xilinx, Inc.Inventor: Ahmed Younis
-
Patent number: 6961402Abstract: Described are fast synchronous counters with reduced combinatorial logic. In one embodiment, a four-bit shift register is configured in a ring and preset with a data pattern (e.g., 1000). The register is then rapidly shifted into any of four unique states. Combinatorial logic connected to the shift register converts the four unique states into a two-bit binary signal representative of the four states. In the general case, counters in accordance with this embodiment represent N-bit binary numbers using 2N synchronous storage elements. Two or more counters can be combined to produce larger synchronous counters. An up/down counter in accordance with yet another embodiment is connected to a multi-path delay line to create a variable delay circuit. The switching speed of the delay circuit is independent of the number of delay settings. Also advantageous, the delay circuit scales linearly, in terms of power consumption and area, with changes in delay granularity.Type: GrantFiled: October 29, 2004Date of Patent: November 1, 2005Assignee: Xilinx, Inc.Inventor: Ahmed Younis
-
Patent number: 6937688Abstract: A state machine, a counter, and related method for gating redundant triggering clocks according to the initial states is provided. The state machine includes a plurality of state units and a clock gating circuit. Each of the state unit is triggered by a clock to generate a corresponding varying state, and the clock gating circuit is capable of selectively withholding a triggering clock to at least one state unit according only to an initial state, such that the selected state unit(s) will not be triggered by the triggering clock while the rest of the state units are triggered by the triggering clock to update their corresponding states.Type: GrantFiled: December 5, 2002Date of Patent: August 30, 2005Assignee: VIA Technologies Inc.Inventors: Yung-Huei Chen, Shan-Ting Hong
-
Patent number: 6882699Abstract: An increasing monotonic counter over n bits formed as an integrated circuit, including an assembly of 2n+1?(n+2) irreversible counting cells distributed in at least n groups of 2p?1 counting cells, where p designates the group rank, and at least n?1 parity calculators, each calculator providing a bit of rank p, increasing from the most significant bit of the result count, taking into account the states of the cells of the group of same rank.Type: GrantFiled: October 27, 2003Date of Patent: April 19, 2005Assignee: STMicroelectronics S.A.Inventors: Luc Wuidart, Claude Anguille
-
Patent number: 6839399Abstract: This invention provides a circuit and a method for programmable counters. It consists of a circuit and a method for unique programmable counters that provide half-integral as well as integral steps, such as 1.5, 2, 2.5, 3, 3.5, 4. This circuit and method are the first implementations of providing programmable counting with half-integral steps. The circuit and method of this invention can be extended via the cascading of toggle flip flops at the front end of the circuit of this invention. This provides the ability to enhance the speed of normal integral step counting applications. In addition, the cascading of the multiple copies of the circuit of this invention provides the ability to provide other fractional programmable counters. A key advantage of this invention is that the method of this invention is general enough to use any other type of counter sub-component beside the binary counter sub-component of this invention.Type: GrantFiled: March 31, 2003Date of Patent: January 4, 2005Assignee: Agency for Science, Technology and ResearchInventors: Chun Geik Tan, Uday Dasgupta
-
Publication number: 20040008808Abstract: A counter having enhanced counting speed is provided. The counter includes first through N-th output signal generators. The first output signal generator responds to a clock signal and outputs a first output signal in which a low level and a high level are repeated once per cycle of the clock signal. The second output signal generator responds to the clock signal and the first output signal and outputs a second output signal in which a low level and a high level are repeated every two cycles of the clock signal. The third output signal generator responds to the clock signal and the second output signal and outputs a third output signal in which a low level and a high level are repeated every four cycles of the clock signal. The N-th output signal generator responds to the clock signal and the N−1th output signal and outputs an N-th output signal in which a low level and a high level are repeated every 2N−1 (where N is a natural number greater than 1) cycles of the clock signal.Type: ApplicationFiled: October 11, 2002Publication date: January 15, 2004Inventor: Ki-Mo Joo
-
Patent number: 6661864Abstract: A counter circuit includes a plurality of flip flop circuits (FF circuits) sequentially connected for receiving a common clock signal, and two-input logic gates each having an input connected to an output of a corresponding FF circuit and the other input connected to an output of a common FF circuit, and of which output signal is supplied to an FF circuit positioned at the post stage of the corresponding FF circuit. A booby trap is realized by the two-input logic gates. The value input to each of the FF circuits is determined by logical operation of at most two logical values, so that the counter circuit can be adapted to the increasing frequency of a clock signal CLK. Thus, the counter circuit with the booby trap, capable of performing high-speed operation can be provided.Type: GrantFiled: August 15, 2001Date of Patent: December 9, 2003Assignee: Mitsubishi Denki Kabushiki KaishaInventor: Masahiko Ishiwaki
-
Publication number: 20030194047Abstract: A machine used for digital counting which can provide multiple output counts. The machine is particularly useful in analog-to-digital (A/D) converters and in digital-to-analog (D/A) converters. The multiple output counts can change in different directions or in the same direction, and are generated using shared circuitry. The invention exploits properties of counting systems to allow A/D and D/A conversions in convenient digital number formats or in multiple different formats. The invention can be used in integrating converters to help eliminate errors such as comparator offset and dielectric absorption while converting and to increase the conversion rate.Type: ApplicationFiled: April 15, 2002Publication date: October 16, 2003Inventor: Charles Douglas Murphy
-
Patent number: 6535569Abstract: A synchronous counter includes at least three or more flip-flops having a chain structure, and at least two or more 2-input EXOR gates interposed in the chain structure. The number of stages of gates interposed between the output of one among the flip-flops and the input of another is one stage of a 2-input EXOR gate even in a critical path thereby shortening the critical path.Type: GrantFiled: January 9, 2001Date of Patent: March 18, 2003Assignee: Mitsubishi Denki Kabushiki KaishaInventors: Masami Nakajima, Hiroyuki Kondo
-
Patent number: 6501816Abstract: The present invention is a method and system for a fully programmable modulus pre-scaler. In one embodiment, the pre-scaler is a cascade of fully programmable divide-by-⅔ sections. A fully programmable divide-by-⅔ section includes a state machine and a control circuit. The state machine generates a modulus control output synchronously with a clock signal in response to a modulus control input and a programming signal. The state machine has a plurality of states corresponding to a ⅔ divider. The control circuit is coupled to the state machine to generate the programming signal to the state machine in response to a programming word for a frequency divider.Type: GrantFiled: June 7, 2001Date of Patent: December 31, 2002Assignee: Maxim Integrated Products, Inc.Inventors: Konstantin Kouznetsov, Daniel Linebarger
-
Patent number: 6470064Abstract: A synchronous counter, the inventive counter is synchronized to a clock, e.g., a master clock of an FPGA, and includes a first counter that increments in response to the master clock, a resynchronizer that receives counter bits from the first counter and, when appropriate, generates an increment signal, and a second counter, clocked by the master clock, that increments in response to the increment signal. In a preferred embodiment, the resynchronizer is an n bit AND gate (where the first counter is an n-bit counter) that ANDs at least selected ones of the counter bits and a latch, e.g., a flip-flop, that latches the output of the AND gate. Thus, small counter chains are linked together using flip-flops clocked at the master clock rate, i.e., the same rate as the counter chains, to form a counter chain of any length that will function at the master clock rate.Type: GrantFiled: October 8, 2001Date of Patent: October 22, 2002Assignee: Raytheon CompanyInventor: Michael K. Carpenter
-
Patent number: 6269138Abstract: A low power counter for cycling through a predetermined sequence of states in response to pulses on an input line includes a number of counter blocks, corresponding to the number of bits of the counter, connected in series. The low power counter blocks include memory devices consuming a minimum of power when they are disabled and activated only when the value of the respective data output connection has to be changed.Type: GrantFiled: May 13, 1999Date of Patent: July 31, 2001Assignee: Telefonaktiebolaget LM Ericsson (publ)Inventor: Mattias Hansson
-
Patent number: 6101233Abstract: Counter circuits causing no noise at the time of operation are provided. Three stage of D-type flip-flops (FF1 to FF3) are connected in series. A delay element (11) delays a signal (S2) that is Q output of the flip-flop (FF1) by a delay time (d2) to output a delay signal (S2D), and a delay element (12) delays a signal (S3) that is Q output of the flip-flop (FF2) by a delay time (d3) to output a delay signal (S3D). Here, the relationship among the delay time (d2, d3) and a clock cycle (Tc) is set so as to satisfy the condition of {Tc>d2>d3}. NOR gate for three inputs (G1) receives delay signals (S2D, S3D) and a signal (S4) i.e., Q output of the flip-flop (FF3), and performs NOR operation on these signals (S2D, S3D and S4), thereby outputting a signal (S1) to D input of the flip-flop (FF1).Type: GrantFiled: September 2, 1998Date of Patent: August 8, 2000Assignee: Mitsubishi Denki Kabushiki KaishaInventors: Toru Nakura, Kimio Ueda
-
Patent number: 6091794Abstract: A synchronous counter circuit having a plurality of bit counting stages, each corresponding to a bit position for representing counts, from a least significant bit to a most significant bit. Each bit counting stage includes a flip-flip circuit and a synchronization circuit and each includes circuitry for receiving a pulse train clock signal, synchronously counting said clock signal and outputting an output bit signal corresponding to said counters' stage bit position. The bit counting stages are arranged in two groups, a reset group and a counting group, such that the output bit signal of said flip-flop circuit of the reset group synchronizes data propagation between each bit counting stage of the counting group.Type: GrantFiled: November 25, 1997Date of Patent: July 18, 2000Assignee: STMicroelectronics, Inc.Inventor: William C. Rogers
-
Patent number: 6078637Abstract: A memory having a circuit including a built-in address counter with a test mode. The address counter may be used to generate the memory array addressing for the different array test patterns. The circuit may comprise a logic circuit and a counter circuit. The logic circuit may be configured to generate one or more control signals in response to one or more control inputs. The counter circuit may be configured to generate a first counter output and a second counter output in response to (i) the control outputs and (ii) one or more inputs. The counter may comprise a first portion configured to generate the first counter output and a second portion configured to generate the second counter output.Type: GrantFiled: June 29, 1998Date of Patent: June 20, 2000Assignee: Cypress Semiconductor Corp.Inventors: George M. Ansel, David R. Lindley, Jeffrey W. Gossett, Junfei Fan, Andrew L. Hawkins, Michael D. Carlson
-
Patent number: 6031887Abstract: An integrated circuit includes an n-bit counter having a plurality of k subcounters where both n and k are integers. At least one of the subcounters includes a switchable device adapted to receive a carry-out signal from an adjacent subcounter as a first input, a test carry signal as a second input, and a control input, the switchable device being capable of providing one of its inputs as an output, the control input capable of controlling selection of the output which is a carry signal. The subcounter also includes an n/k-bit counter, the n/k-bit counter receiving the carry signal and providing n/k output bits, and logic for combining the n/k-bits output from the n/k bit counter with the carry-out signal from an adjacent subcounter to provide an output that is a carry-out signal from the subcounter. The logic introducing a single gate delay between the carry-out signal from the adjacent subcounter and the carry-out signal from the subcounter.Type: GrantFiled: July 30, 1997Date of Patent: February 29, 2000Assignee: Lucent Technolgies Inc.Inventors: Ravi Kumar Kolagotla, Santosh K. Misra, Jiancheng Mo, Hosahalli R. Srinivas
-
Patent number: 6026140Abstract: A ripple counter becomes programmable by use of intervening circuitry selectively inhibiting state transitions according to an initial programming step. The illustrated embodiment of a programmable ripple counter includes a forward chain of count registers operating generally in the fashion of a ripple counter, but selectively inhibited by an intervening control signal originating from a reverse chain of control registers. By selectively controlling the number of state transitions inhibited and by selectively controlling the number of registers participating in the counting operation, a low power general purpose programmable ripple counter results.Type: GrantFiled: April 21, 1998Date of Patent: February 15, 2000Assignee: Seiko Communications Systems Inc.Inventor: Jeffrey R. Owen
-
Patent number: 5960052Abstract: A low power scannable asynchronous counter which is fully testable and which consumes low power in a functional mode consists of counter cells cascaded through NOR gate circuits to which clock signals are applied for each of the stages or cells. Each of the stages or cells comprises a flip-flop and a multiplexer which together operate as a toggle flip-flop only when all of the previous flip-flops are set. The result is that the flip-flop clock is forced high preventing any transition of the flip-flop internal clock tree for all stages or cells where the output is low. Thus, no power consumption of such stages takes place during functional operation. In the scan test mode, the counter operates as a shift register and it is fully testable.Type: GrantFiled: April 17, 1998Date of Patent: September 28, 1999Assignee: VLSI Technology, Inc.Inventors: Jerome Bombal, Laurent Souef
-
Patent number: 5946369Abstract: An N-bit binary synchronous counter includes K counter stages, with each stage including N/K flip-flops or other suitable storage elements. A given one of the counter stages receives a carry-in signal generated by another counter stage or by a carry logic circuit. The given counter stage includes a selection circuit for selecting one of two precomputed values for application to an input of a storage element in that stage based on a value of the carry-in signal. The selection circuit may include a two-input multiplexer for each of the N/K storage elements of the given counter stage. The jth multiplexer includes a first input coupled to an output of the jth storage element, and a second input coupled to an output of a logic circuit. The logic circuit generates a logic function based on the output of the jth storage element and other lower significant storage elements in the stage.Type: GrantFiled: July 30, 1997Date of Patent: August 31, 1999Assignee: Lucent Technologies Inc.Inventors: Ravi Kumar Kolagotla, Santosh K. Misra, Jiancheng Mo, Hosahalli R. Srinivas
-
Patent number: 5943386Abstract: Digital counter register stages are constructed as two-to-one mux registers, each employing a multiplexer stage having first, second, and third inputs and an output connected to the switching signal input of a D-type flip-flop, whose Q output comprises a first input to the multiplexer stage. An inverter buffer is associated with each register stage and has an input connected to the output of said D-type flip-flop and an output connected to the second input of the multiplexer stage and fed forward to a NOR gate associated with each subsequent register stage. The output of the NOR gate comprises the third input to the multiplexer stage of the associated register stage.Type: GrantFiled: May 24, 1995Date of Patent: August 24, 1999Assignee: Hughes ElectronicsInventors: Gregson D. Chinn, Dwight N. Oda
-
Patent number: 5818895Abstract: A high-speed counter circuit comprising an input line for inputting a clock signal, at least two bit counters for generating a count value of at least two bits in response to the clock signal from the input line, at least one clock synchronizing circuit responsive to an output signal from at least one higher-order bit counter of the at least two bit counters, for transferring the clock signal from the input line to a lower-order bit counter of the at least two bit counters, and a delay circuit for delaying the clock signal from the input line by a propagation delay time of the at least one clock synchronizing circuit and applying the delayed clock signal to a highest-order bit counter of the at least two bit counters. According to the present invention, the high-speed counter circuit can minimize a delay time from the application of the clock signal to the generation of the count value to enhance the operation speed.Type: GrantFiled: May 15, 1996Date of Patent: October 6, 1998Assignee: Hyundai Electronics Industries Co., Ltd.Inventor: Jong Hoon Oh
-
Patent number: 5799053Abstract: A high-speed predecoding address counter circuit comprising at least three tetrad counters connected in series, each for inputting an external 4-bit address decoding signal in response to a set signal and cyclically shifting a logic signal with a specific logic value at its four output terminals in response to a clock signal, a first clock switching unit responsive to a logical value of a most significant bit of an output signal from a lowest-order one of the at least three tetrad counters, for transferring the clock signal to a higher-order one of at least three tetrad counters, at least one logic unit for detecting whether both most significant bits of output signals from at least two lower-order ones of the at least three tetrad counters have the specific logic value, and at least one second clock switching unit connected between at least one logic unit and at least one of the at least three tetrad counters other than the at least two lower-order tetrad counters, for switching the clock signal to the at leType: GrantFiled: December 27, 1996Date of Patent: August 25, 1998Assignee: Hyundai Electronics Industries Co., Ltd.Inventor: Kee Woo Park
-
Patent number: 5754615Abstract: This invention relates to a programmable frequency divider that includes a plurality of flip-flops that are clocked at a frequency to be divided. The plurality of flip-flops is operatively arranged to allow the connection in a ring of a predetermined number of them, selected according to a desired frequency division ratio. In one embodiment, the smallest selectable ring includes at least two successive flip-flops that are initialized to a first state, immediately followed by at least two successive flip-flops that are initialized to the opposite state.Type: GrantFiled: May 29, 1996Date of Patent: May 19, 1998Assignee: SGS-Thomson Microelectronics S.A.Inventor: Osvaldo Colavin
-
Patent number: 5600695Abstract: A counter circuit having a load function which is able to speedily yet stably perform counting operations no matter what kind of value has been loaded. The counter circuit having a load function performs counting operations in synchronization with an input clock signal and is able to count from an arbitrary value upon receiving a count initiation value in synchronization with a load signal. The principal composing elements are: at least three counter circuits 1-1.about.Type: GrantFiled: September 19, 1995Date of Patent: February 4, 1997Assignee: Ando Electric Co., Ltd.Inventor: Keiji Negi
-
Patent number: 5559844Abstract: A binary counter or binary-coded-arithmetic counter uses local look-ahead to speed up ripple carry propagation. A succession of counter stages therein can be identified by respective consecutive ordinal numbers assigned in accordance with the order of carry propagation. Each counter stage receives a respective carry input and supplies a respective output signal, and each counter stage identified by even number supplies a respective complemented output signal. Each counter stage identified by odd number has a respective carry generation circuit for supplying a respective carry output signal which includes a NAND gate responsive to carry input to that counter stage and responsive to output signal from that counter stage, carry input for the next counter stage being supplied in response to the NAND gate response.Type: GrantFiled: November 8, 1994Date of Patent: September 24, 1996Assignee: Samsung Electronics Co., Ltd.Inventor: Si-Yeol Lee
-
Patent number: 5526393Abstract: A synchronous counter comprises one D flip-flop circuit for performing divide-by-2 frequency division of a clock signal CK, JK flip-flop circuits for, when input signals have HIGH levels (logical value 1), inverting the levels of the output signals in synchronization with the clock signal CK, logic circuits for inputting control signals to the JK flip-flop circuits, lower-stage signal assembling circuits for grouping the output signals from the JK flip-flop circuits into two-signal-unit groups to produce logical product signals of the signals in these two,signal-unit groups, and upper-stage signal assembling circuits for further handling the output signals from the lower-stage signal assembling circuits, thereby firstly simultaneously satisfying an increase in speed of the counting operation as well as simplification of the wiring pattern and reduction in the circuit area and secondly realizing further increase in the counting operation.Type: GrantFiled: March 16, 1995Date of Patent: June 11, 1996Assignee: Nippondenso Co., Ltd.Inventors: Mitsuaki Kondo, Takamoto Watanabe
-
Patent number: 5469485Abstract: A frequency divider, constituted by N divide-by-two binaries, comprises logic circuits that enable the generation of a signal of the end of the frequency division by means of the change in state of the most significant bit generated by the Nth order divide-by-two binary. A binary code C representing a decimal integer value V is applied to the divider circuit. The frequency divider comprises circuits that enable the performance of a variable order division (V+1, V, . . . V-p, where p is a whole number greater than or equal to 1 and smaller than N-1) for one and the same binary code C.Type: GrantFiled: February 24, 1994Date of Patent: November 21, 1995Assignee: Thomson-CSF Semiconducteurs SpecifiquesInventor: Richard Ferrant
-
Patent number: 5398270Abstract: A data coincidence detecting circuit including a register for receiving n-bit data, a counter for counting up until 2.sup.n to compare the n-bit data with it, a comparator for comparing the outputs of the register and the outputs of the counter, respectively to generate a coincidence detecting signal, a mask portion connected to the output of the comparator for masking the period from a time point when the n-bit data is input to a time point when the input of data ends, and a logic circuit for logically adding the output of the mask portion and the output of the comparator to output the result.Type: GrantFiled: March 11, 1993Date of Patent: March 14, 1995Assignee: Samsung Electronics Co., Ltd.Inventors: Sung-il Cho, Ki-ho Shin
-
Patent number: 5361289Abstract: A synchronous counter circuit comprises first and second counting circuits and a latch circuit. Each of the first and second counting circuits includes a clock terminal for receiving a clock signal, an enable terminal for receiving an enable signal, a counter coupled to the clock terminal for counting pulses of the clock signal, a carry signal generating circuit coupled to the counter for generating a carry signal in response to a finish of the counting of the counter, and a ripple carry signal generating circuit coupled to the clock terminal and the carry signal generating circuit for generating a ripple carry signal in response to the clock signal and the carry signal.Type: GrantFiled: May 14, 1993Date of Patent: November 1, 1994Assignee: Oki Electric Industry Co., Ltd.Inventor: Harumi Kawano
-
Patent number: 5339343Abstract: A counter circuit includes a plurality of one-bit counters connected in series. The counter circuit includes first and second input terminals which are supplied with a predetermined signal, respectively, in an operational test mode. The counter circuit further includes a unit for alternately supplying a carry signal to a carry signal input of each one-bit counter in series when the predetermined signals are applied thereto. The unit may be composed of a plurality of OR circuits. Each OR circuit is provided with one input connected to the carry signal output of a one-bit counter at the preceding stage of the series, the other input connected to either the first input terminal or the second input terminal, and an output connected to the one-bit counter at the next stage.Type: GrantFiled: May 21, 1992Date of Patent: August 16, 1994Assignee: Sharp Kabushiki KaishaInventor: Yoshinori Hashimoto
-
Patent number: 5331681Abstract: A signal processing device is provided with a plurality of signal processing circuits which are integrated on a monolithic semiconductor chip and which execute a plurality of predetermined signal processing stages. Signal input terminals are connected with predetermined one of the signal processing circuits for receiving input signals necessary for the plurality of signal processing stages. A first signal output circuit outputs the final signal processing result while a second signal output circuit outputs the intermediate processing results obtained from the signal processing circuits other than a signal processing circuit which performs the final stage signal processing. A plurality of selection circuits are respectively located on each of signal transfer paths for transferring the intermediate signal processing result to a succeeding signal processing circuit.Type: GrantFiled: April 9, 1992Date of Patent: July 19, 1994Assignee: Hitachi, Ltd.Inventors: Nobukazu Doi, Tohru Setoyama
-
Patent number: 5233638Abstract: A circuit having a delay circuit provided with a gate for converting the output signal of an SR flip-flop into a signal with a delay equal to or more than the clock pulse width enough for count operation and leading the logical addition between the signal and system clock and the logical multiplication between the signal and counter write signal to the direct reset input of a transparent latch 7 and for realizing read-on-the-fly or write-on-the-fly operation even if timer input does not synchronize with the system clock.Type: GrantFiled: April 16, 1992Date of Patent: August 3, 1993Assignee: Mitsubishi Denki Kabushiki KaishaInventors: Shohei Moriwaki, Shinichi Hirose
-
Patent number: 5226063Abstract: The horizontal synchronous signal and the vertical synchronous signal included in a composite synchronous signal which is output from one TV camera are separated from the composite synchronous signal. A plurality of TV cameras are controlled on the basis of the horizontal synchronous signal and the vertical synchronous signal so as to produce synchronized video signals from the plurality of TV cameras. These synchronized video signals are easy to compound. In the blanking period of the vertical synchronous signal, the rise period of the synchronous signal is 1/2 of the period of the vertical synchronous signal. Pulses are eliminated alternately in the blanking period by a half killer circuit including a counter and a decoder and having a simple structure, thereby generating a horizontal synchronous signal appropriate for driving the TV cameras.Type: GrantFiled: April 29, 1992Date of Patent: July 6, 1993Assignee: Sanyo Electric Co., Ltd.Inventor: Yoshihito Higashitsutsumi