Pulse Counting Or Dividing Chains Patents (Class 377/118)
-
Patent number: 11848677Abstract: A clock signal generation circuit for a switched capacitor circuit with a chopping function unit includes: first and second synchronous clock circuits that generate first and second synchronous clock signals, respectively; an edge signal generation circuit that generates one or more rise and fall edge signals by delaying the first synchronous clock signal; a first clock generator that generate a first clock signal group for driving the switched capacitor circuit; and a second clock generator that generates a second clock signal group for driving the chopping function unit. Frequencies of the first and second clock signal groups are respectively defined by the first and second synchronous clock circuits. Rise and fall edges of the first and second clock signal groups are defined by the edge signal generation circuit.Type: GrantFiled: August 10, 2022Date of Patent: December 19, 2023Assignees: DENSO CORPORATION, TOYOTA JIDOSHA KABUSHIKI KAISHA, MIRISE Technologies CorporationInventors: Shotaro Wada, Tomohiro Nezuka
-
Patent number: 11587247Abstract: A depth camera assembly (DCA) includes a direct time of flight system for determining depth information for a local area. The DCA includes an illumination source, a camera, and a controller. The illumination source projects light (e.g., pulse of light) into the local area. The camera detects reflections of the projected light from objects in the local area. The camera includes a detector where pixels are grouped into multiple macropixels that are coupled to an output bus. Specific macropixels from which information describing light detected by pixels in the specific macropixels is obtained. In come configurations, each macropixel includes a counter that is incremented based on detection of light by pixels in the macropixels. The counter may be used to select macropixels from which data is obtained.Type: GrantFiled: April 2, 2020Date of Patent: February 21, 2023Assignee: Meta Platforms Technologies, LLCInventors: Augusto Ronchini Ximenes, Michael Hall
-
Patent number: 11271550Abstract: A synchronous divider circuit with time-synchronized outputs. The synchronous divider circuit includes a plurality of divider stages including each a D-flip-flop circuit and a respective retiming flip-flop circuit, wherein an output terminal of the retiming flip-flop circuit of a current divider stage is connected to an input of the D-flip-flop circuit of a next divider stage, and wherein the current divider stage includes an additional retiming flip-flop circuit, wherein the output terminal of the retiming flip-flop circuit of the current divider stage is connected to an input terminal of the additional retiming flip-flop circuit of the current divider stage, so that an output signal of the additional retiming flip-flop circuit of the current divider stage and an output terminal of the retiming flip-flop circuit of the next divider stage are time-synchronized with respect to each other.Type: GrantFiled: April 27, 2021Date of Patent: March 8, 2022Assignee: International Business Machines CorporationInventors: Marcel A. Kossel, Pier Andrea Francese, Mridula Prathapan, Abdullah Serdar Yonar
-
Patent number: 11211103Abstract: Devices and methods include a command input configured to receive a command for a memory device. Second stage wakeup circuitry configured to receive a portion of the command and output an indication of whether the command is a non-burst command based on the portion. Clock gating circuitry is configured to receive an input clock and a wake signal. The clock gating circuitry is also configured to output an internal clock based at least in part on a pulse of the received wake signal. The clock gating circuitry also is configured to maintain the output of the internal clock for a duration based on the indication with the duration being shorter when the indication indicates that the command is a non-burst command.Type: GrantFiled: August 18, 2020Date of Patent: December 28, 2021Assignee: Micron Technology, Inc.Inventors: Kallol Mazumder, Takayuki Miyamoto
-
Patent number: 10320395Abstract: An apparatus is described. The apparatus includes a counter circuit having ordered state element circuits where a respective clock input of a state element circuit is fed by a data output of a preceding lower ordered bit state element. The counter circuit also being programmable to enable different amounts to be counted by the counter circuit, wherein respective reload values for the amounts are received at the state elements as a respective asynchronous set or reset.Type: GrantFiled: January 24, 2017Date of Patent: June 11, 2019Assignee: Intel CorporationInventor: Mark Neidengard
-
Patent number: 9798900Abstract: The present disclosure is directed to a flexible counter system for memory protection. In general, a counter system for supporting memory protection operations in a device may be made more efficient utilizing flexible counter structures. A device may comprise a processing module and a memory module. A flexible counter system in the memory module may comprise at least one data line including a plurality of counters. The bit-size of the counters may be reduced and/or varied from existing implementations through an overflow counter that may account for smaller counters entering an overflow state. Counters that utilize the overflow counter may be identified using a bit indicator. In at least one embodiment selectors corresponding to each of the plurality of counters may be able to map particular memory locations to particular counters.Type: GrantFiled: March 26, 2015Date of Patent: October 24, 2017Assignee: INTEL CORPORATIONInventors: Jungju Oh, Siddhartha Chhabra, David M Durham
-
Patent number: 9015515Abstract: A single wire serial interface for power ICs and other devices is provided. To use the interface, a device is configured to include an EN/SET input pin. A counter within the device counts clock pulses sent to the EN/SET input pin. The output of the counter is passed to a ROM or other decoder circuit. The ROM selects an operational state for the device that corresponds to the value of the counter. In this way, control states may be selected for the device by sending corresponding clock pulses to the EN/SET pin. Holding the EN/SET pin high causes the device to maintain its operational state. Holding the EN/SET pin low for a predetermined timeout period resets the counter and causes the device to adopt a predetermined configuration (such as off) until new clock pulses are received at the EN/SET pin.Type: GrantFiled: October 15, 2014Date of Patent: April 21, 2015Assignee: Skyworks Solutions, Inc.Inventors: Kevin P. d'Angelo, David Alan Brown, John Sung K. So, Jan Nilsson, Richard K. Williams
-
Publication number: 20150098294Abstract: A counter circuit includes a lower count signal generation unit suitable for generating a lower bit, an upper count signal generation unit suitable for generating an upper bit, and a control unit suitable for determining a counting route in response to a control signal and controlling the lower and upper count signal generation units based on a determined route, wherein in a first route, the upper bit is generated in response to the lower bit, and in a second route, the lower bit is generated in response to the upper bit.Type: ApplicationFiled: December 15, 2013Publication date: April 9, 2015Applicant: SK hynix Inc.Inventor: Dong-Yoon KA
-
Patent number: 8983023Abstract: An n-bit counter is formed from cascading counter sub-modules. The counter includes combinatorial control logic coupled to a lower order counter sub-module. The control logic is arranged to clock gate at least one higher order counter sub-module dependent on a logical combination of outputs of the lower order counter sub-module and where the control logic uses pipelining to store at least one previous control logic output for use in determining a later control logic output.Type: GrantFiled: July 4, 2013Date of Patent: March 17, 2015Assignee: Freescale Semiconductor, Inc.Inventors: Naman Gupta, Amol Agarwal, Gaurav Goyal
-
Patent number: 8976052Abstract: A counter includes a buffer unit and a ripple counter. The buffer unit generates at least one least significant signal of a count by buffering at least one clock signal until a termination time point. The ripple counter generates at least one most significant signal of the count by sequentially toggling in response to at least one of the least significant signal. The counter performs multiple data rate counting with enhance operation speed and reduced power consumption.Type: GrantFiled: December 21, 2009Date of Patent: March 10, 2015Assignee: Samsung Electronics Co., Ltd.Inventors: Kyung-Min Kim, Kyoung-Min Koh, Yoon-Seok Han
-
Publication number: 20150010124Abstract: An n-bit counter is formed from cascading counter sub-modules. The counter includes combinatorial control logic coupled to a lower order counter sub-module. The control logic is arranged to clock gate at least one higher order counter sub-module dependent on a logical combination of outputs of the lower order counter sub-module and where the control logic uses pipelining to store at least one previous control logic output for use in determining a later control logic output.Type: ApplicationFiled: July 4, 2013Publication date: January 8, 2015Inventors: Naman Gupta, Amol Agarwal, Gaurav Goyal
-
Publication number: 20140341332Abstract: A digital counter includes: a plurality of flip-flops configured to generate a plurality of count signals; and a controller configured to prevent level transition of an input terminal of a flip-flop to generate a count signal corresponding to a least significant bit (LSB), in response to a clock signal and a count end signal.Type: ApplicationFiled: September 5, 2013Publication date: November 20, 2014Applicants: Industry-University Cooperation Foundation, Hanyang University, SK hynix Inc.Inventors: Sung Mook KIM, Byong Deok CHOI, Jong Seok KIM
-
Publication number: 20140321600Abstract: Digital focal plane arrays (DFPAs) with multiple counters per unit cell can be used to convert analog signals to digital data and to filter the digital data. Exemplary DFPAs include two-dimensional arrays of unit cells, where each unit cell is coupled to a corresponding photodetector in a photodetector array. Each unit cell converts photocurrent from its photodetector to a digital pulse train that is coupled to multiple counters in the unit cell. Each counter in each unit cell can be independently controlled to filter the pulse train by counting up or down and/or by transferring data as desired. For example, a unit cell may perform in-phase/quadrature filtering of homodyne- or heterodyne-detected photocurrent with two counters: a first counter toggled between increment and decrement modes with an in-phase signal and a second counter toggled between increment and decrement modes with a quadrature signal.Type: ApplicationFiled: November 6, 2013Publication date: October 30, 2014Applicant: MASSACHUSETTS INSTITUTE OF TECHNOLOGYInventors: KENNETH I. SCHULTZ, BRIAN TYRRELL, MICHAEL W. KELLY, CURTIS COLONERO, LAWRENCE M. CANDELL, DANIEL MOONEY
-
Patent number: 8867694Abstract: A Gray code counter has multiple two-bit Gray code counter modules, clock gated integrated cells (CGICs), and a parity bit generator. The CGICs gate clock signals provided to the two-bit counter modules, which reduces dynamic power consumption. The parity bit generator generates a parity bit that indicates a count of binary ones in a counting state.Type: GrantFiled: July 19, 2013Date of Patent: October 21, 2014Assignee: Freescale Semiconductor, Inc.Inventors: Naman Gupta, Gaurav Goyal, Rohit Goyal
-
Patent number: 8867698Abstract: A counting circuit includes: a clock division unit configured to divide a reference clock signal at a preset division ratio and generate a divided clock signal, a counting unit configured to count the divided clock signal, and a counting control unit configured to enable the counting unit during an enable period corresponding to the division ratio.Type: GrantFiled: September 14, 2012Date of Patent: October 21, 2014Assignee: SK Hynix Inc.Inventors: Dae-Han Kwon, Yong-Ju Kim, Jae-Il Kim, Taek-Sang Song
-
Patent number: 8693614Abstract: A counter/timer circuit and method of generating timed output signals using the counter/timer circuit, uses multiple counters that are configurable to operate as one or more counters. The counters are controlled by control signals from a control logic circuitry of the counter/timer circuit, where at least some of the control signals are dependent on event signals generated by an event generation module of the counter/timer circuit. The generated event signals are based on at least one of: an input signal, an output signal, and a counter match, qualified by a state value associated with the counters.Type: GrantFiled: June 4, 2012Date of Patent: April 8, 2014Assignee: NXP B.V.Inventors: Craig A. MacKenna, Neil E. Birns
-
Patent number: 8676434Abstract: A vehicle includes electrical components, current sensors which determine current flowing through the electrical components, and a control system. The control system calculates and records error index values over an interval using the currents. The control system increments a first counter with every sample in the series, increments a second counter whenever a given error index value exceeds a calibrated high threshold, and decrements the second counter whenever the given error index value is less than a calibrated low threshold. A control action, e.g., recording a PASS or FAIL value, executes when either the absolute value of the second counter or the present value of the first counter reaches a corresponding limit or threshold. A method enhances the robustness of a hybrid vehicle torque security diagnostic using the control system. The vehicle and method use a signed X of Y debouncing or error signal processing method as noted above.Type: GrantFiled: October 20, 2010Date of Patent: March 18, 2014Assignee: GM Global Technology Operations LLCInventors: Wei D. Wang, Harry J. Bauer, Jeffrey David, Wei Ren
-
Publication number: 20140029716Abstract: A clock divider circuit. The clock divider receives m input clock signals each of the same frequency. Each input clock signal after the first has a phase offset of 2?/m from the previous input clock signal. The clock divider divides the frequency of the input clock signals by an integer of division K. The clock divider includes a counter that receives the first input clock signal and provides one or more count signals. The clock divider also includes m flip-flops, of which a first flip-flop receives the first input clock signal at its clock input and provides a first clock output signal. Each flip-flop after the first receives an input clock signal at its clock input and provides a clock output signal, each clock output signal after the first having a 2?K/m phase offset from the previous clock output signal.Type: ApplicationFiled: September 29, 2013Publication date: January 30, 2014Applicant: TEXAS INSTRUMENTS INCORPORATEDInventor: Rajesh Velayuthan
-
Patent number: 8605853Abstract: Digital focal plane arrays (DFPAs) with multiple counters per unit cell can be used to convert analog signals to digital data and to filter the digital data. Exemplary DFPAs include two-dimensional arrays of unit cells, where each unit cell is coupled to a corresponding photodetector in a photodetector array. Each unit cell converts photocurrent from its photodetector to a digital pulse train that is coupled to multiple counters in the unit cell. Each counter in each unit cell can be independently controlled to filter the pulse train by counting up or down and/or by transferring data as desired. For example, a unit cell may perform in-phase/quadrature filtering of homodyne- or heterodyne-detected photocurrent with two counters: a first counter toggled between increment and decrement modes with an in-phase signal and a second counter toggled between increment and decrement modes with a quadrature signal.Type: GrantFiled: September 8, 2011Date of Patent: December 10, 2013Assignee: Massachusetts Institute of TechnologyInventors: Kenneth I. Schultz, Brian Tyrrell, Michael W. Kelly, Curtis Colonero, Lawrence M. Candell, Daniel Mooney
-
Patent number: 8576979Abstract: An arithmetic counter circuit for high performance CMOS image sensors includes a plurality of flip-flops of a plurality of counter stages and a plurality of multiplexers of the plurality of counter stages being coupled to the plurality of flip-flops. Each of the plurality of multiplexers coupled to receive control signals including at least one of a toggle signal, a keep signal, a shift enable signal, or a mode signal. The control signals select the output of each of the plurality of multiplexers. Each of the plurality of flip-flops is coupled to be in one of a toggle state, a keep state, a reset state or a set state based on inputs received from the plurality of multiplexers. Other embodiments are described.Type: GrantFiled: February 3, 2012Date of Patent: November 5, 2013Assignee: OmniVision Technologies, Inc.Inventors: Yaowu Mo, Chen Xu, Min Qu, Tiejun Dai, Rui Wang, Xiaodong Luo
-
Patent number: 8542088Abstract: A method for monitoring devices which are activated by electrical pulses, characterized in that first pulses which are transmitted to the device are counted, in that second pulses which are received by the device are counted, and in that the numbers of first and second pulses are compared with one another.Type: GrantFiled: November 21, 2008Date of Patent: September 24, 2013Assignee: Knorr-Bremse Systeme Fuer Nutzfahrzeuge GmbHInventor: Nusret Dagtekin
-
Patent number: 8539275Abstract: A single wire serial interface for power ICs and other devices is provided. To use the interface, a device is configured to include an EN/SET input pin. A counter within the device counts clock pulses sent to the EN/SET input pin. The output of the counter is passed to a ROM or other decoder circuit. The ROM selects an operational state for the device that corresponds to the value of the counter. In this way, control states may be selected for the device by sending corresponding clock pulses to the EN/SET pin. Holding the EN/SET pin high causes the device to maintain its operational state. Holding the EN/SET pin low for a predetermined timeout period resets the counter and causes the device to adopt a predetermined configuration (such as off) until new clock pulses are received at the EN/SET pin.Type: GrantFiled: February 15, 2011Date of Patent: September 17, 2013Assignee: Skyworks Solutions, Inc.Inventors: Kevin P. D'Angelo, David Alan Brown, John Sung K. So, Jan Nilsson, Richard K Williams
-
Patent number: 8498373Abstract: A count value generator includes an input for receiving a synchronizing count value, a counter configured to increment at a local frequency, the local frequency being faster than the synchronizing frequency, and an interpolator for determining a frequency ratio between the local frequency and the synchronizing frequency and for determining an increment value for the counter dependent on a relative amount of a maximum value of the counter with respect to the frequency ratio is disclosed. The counter generates a count value including a predetermined number of bits representing integer values and output as the lower order bits of the output count value and additional lower order bits that represent fractional portions of the integer values. The counter includes output circuitry for outputting the synchronizing count value and the predetermined number of bits representing integer values generated by the counter as the lower order bits of the count value.Type: GrantFiled: January 12, 2012Date of Patent: July 30, 2013Assignee: ARM LimitedInventors: John Michael Horley, Sheldon James Woodhouse, Michael John Williams, Sheshadri Kalkunte, Andrew Christopher Rose
-
Patent number: 8471608Abstract: A clock divider circuit. The clock divider receives m input clock signals each of the same frequency. Each input clock signal after the first has a phase offset of 2 ?/m from the previous input clock signal. The clock divider divides the frequency of the input clock signals by an integer of division K. The clock divider includes a counter that receives the first input clock signal and provides one or more count signals. The clock divider also includes m flip-flops, of which a first flip-flop receives the first input clock signal at its clock input and provides a first clock output signal. Each flip-flop after the first receives an input clock signal at its clock input and provides a clock output signal, each clock output signal after the first having a 2 ?K/m phase offset from the previous clock output signal.Type: GrantFiled: February 2, 2011Date of Patent: June 25, 2013Assignee: Texas Instruments IncorporatedInventor: Rajesh Velayuthan
-
Patent number: 8447007Abstract: A shared real-time counter is configured to provide an accurate counter output based on a fast clock period when driven by a fast clock signal or by a slow clock signal. Combinational logic circuitry provides glitch free switching between a fast clock signal input to the counter and a slow clock input to the counter. The counter is always on and increases its count by an appropriate rational number of counts representing fast clock cycles for every cycle of the fast clock while in a fast clock mode, and by an appropriate rational number of fast clock periods for every cycle of the slow clock signal while in a slow clock mode.Type: GrantFiled: July 11, 2011Date of Patent: May 21, 2013Assignee: QUALCOMM IncorporatedInventor: Matthew L. Severson
-
Publication number: 20120281806Abstract: A time interpolator circuit increases the accuracy of digital counting circuits.Type: ApplicationFiled: May 4, 2011Publication date: November 8, 2012Applicant: Phase Matrix, Inc.Inventor: Lewis W. Masters
-
Patent number: 8306178Abstract: The present invention discloses a vMOS based multi-valued counter unit. The counter unit includes a vMOS source follower and at least a control gate connected the vMOS source follower. The control gate includes a first dual-value D flip-flop, a second dual-value D flip-flop, an AND gate, and an OR gate. The present invention utilizes the vMOS to replace the complicated threshold value operations of the multi-value logic. The current invention implements the true multi-value logic and a multi-base multi-value counter by increasing the number of the dual-value D flip-flop, and connecting the dual-value D flip-flop to the input control gate of the vMOS follower. The present invention applies the asynchronous carry-over concept to implement the multi-digit multi-value counter, and it also has been verified by the simulation of P Simulation Program with Integrated Circuit Emphasis (SPICE).Type: GrantFiled: June 5, 2012Date of Patent: November 6, 2012Assignee: Ningbo UniversityInventors: Peng Jun Wang, Yue Jun Zhang
-
Patent number: 8300242Abstract: An image forming apparatus records an image on a transported recording medium. The apparatus includes a transportation unit that transports the recording medium and a recording unit that records the image on the recording medium. An encoder outputs an encoder signal including pulses according to a position of the transportation unit. A measurement unit measures a pulse period of the encoder signal, and the measured pulse period is stored by a storage unit. A detection unit detects pulse omission of the encoder signal on the basis of the value measured by the measurement unit. A pulse generation unit generates a recording timing pulse on the basis of the pulse period when the pulse omission is not detected and generates the recording timing pulse on the basis of the pulse period stored in the storage unit and measured before the pulse omission when the pulse omission is detected.Type: GrantFiled: September 24, 2008Date of Patent: October 30, 2012Assignee: Seiko Epson CorporationInventor: Toshiyuki Suzuki
-
Publication number: 20120250817Abstract: The present invention discloses a ?MOS based multi-valued counter unit. The counter unit includes a ?MOS source follower and at least a control gate connected the ?MOS source follower. The control gate includes a first dual-value D flip-flop, a second dual-value D flip-flop, an AND gate, and an OR gate. The present invention utilizes the ?MOS to replace the complicated threshold value operations of the multi-value logic. The current invention implements the true multi-value logic and a multi-base multi-value counter by increasing the number of the dual-value D flip-flop, and connecting the dual-value D flip-flop to the input control gate of the ?MOS follower. Comparing to the conventional multi-value counter, the present invention reduces the necessary components in constructing the counter, and it also reduces the cost and power consumption.Type: ApplicationFiled: June 5, 2012Publication date: October 4, 2012Applicant: NINGBO UNIVERSITYInventors: PENG JUN WANG, Yue Jun Zhang
-
Patent number: 8229056Abstract: A counter/timer circuit and method of generating timed output signals using the counter/timer circuit, uses multiple counters that are configurable to operate as one or more counters. The counters are controlled by control signals from a control logic circuitry of the counter/timer circuit, where at least some of the control signals are dependent on event signals generated by an event generation module of the counter/timer circuit. The generated event signals are based on at least one of: an input signal, an output signal, and a counter match, qualified by a state value associated with the counters.Type: GrantFiled: December 17, 2010Date of Patent: July 24, 2012Assignee: NXP B.V.Inventors: Craig A. MacKenna, Neil E. Birns
-
Patent number: 8218714Abstract: The present invention discloses a neuron MOS based multi-valued counter unit. The counter unit includes a neuron MOS source follower and at least a control gate connected the neuron MOS source follower. The control gate includes a first dual-value D flip-flop, a second dual-value D flip-flop, an AND gate, and an OR gate. The present invention utilizes the neuron MOS to replace the complicated threshold value operations of the multi-value logic. The current invention implements the true multi-value logic and a multi-base multi-value counter by increasing the number of the dual-value D flip-flop, and connecting the dual-value D flip-flop to the input control gate of the neuron MOS follower. Comparing to the conventional multi-value counter, the present invention reduces the necessary components in constructing the counter, and it also reduces the cost and power consumption.Type: GrantFiled: December 30, 2010Date of Patent: July 10, 2012Assignee: Ningbo UniversityInventors: Peng Jun Wang, Yue Jun Zhang
-
Patent number: 8199872Abstract: A system includes a memory and a counter circuit associated with the memory and configured to receive a clock signal and a plurality of input bits, and configured to output a plurality of output bits to the memory. The counter circuit includes a first counter configured to receive a part of the plurality of input bits and to output a part of the plurality of output bits and a first signal, a control circuit configured to receive the clock signal and the first signal, and to output a second signal, and a second counter configured to receive another part of the plurality of input bits and the second signal, and to output another part of the plurality of output bits.Type: GrantFiled: April 20, 2011Date of Patent: June 12, 2012Assignee: Renesas Electronics CorporationInventor: Yasuhiro Oda
-
Patent number: 8165263Abstract: A counting circuit includes first to fifth flip-flops (FFs) and a logic operation unit. Each of the first to fourth FFs has an initial value based on a preset control signal input through a 4-bit set terminal. Each of the first to fourth FFs receives a signal at a corresponding input terminal. And each of the first to fourth FFs outputs a signal at a corresponding output terminal according to a clock signal. The fifth FF is coupled to the output terminal of the fourth FF and is configured to output the output signal of the fourth FF synchronously with the clock signal. The logic operation unit logically combines the output signals of the second to fourth FFs and outputs first and second counting signals.Type: GrantFiled: September 20, 2011Date of Patent: April 24, 2012Assignee: Hynix Semiconductor Inc.Inventors: Mi Sun Yoon, Chul Woo Yang, Sang Oh Lim
-
Publication number: 20120051495Abstract: An apparatus configured to generate control data. The apparatus includes a counter unit configured to receive an input signal having a first state and a second state and counts the first state in the input signal, a delay unit configured to delay the count value for a predetermined time, and a data output unit configured to receive the delayed count value from the counter unit and then generate the control data based on the delayed count value.Type: ApplicationFiled: May 18, 2011Publication date: March 1, 2012Inventors: Jong-Tae HWANG, Min-Ho JUNG, Jun-Hong LEE, Seong-Joon PARK
-
Publication number: 20120008733Abstract: A counting circuit includes first to fifth flip-flops (FFs) and a logic operation unit. Each of the first to fourth FFs has an initial value based on a preset control signal input through a 4-bit set terminal. Each of the first to fourth FFs receives a signal at a corresponding input terminal. And each of the first to fourth FFs outputs a signal at a corresponding output terminal according to a clock signal. The fifth FF is coupled to the output terminal of the fourth FF and is configured to output the output signal of the fourth FF synchronously with the clock signal. The logic operation unit logically combines the output signals of the second to fourth FFs and outputs first and second counting signals.Type: ApplicationFiled: September 20, 2011Publication date: January 12, 2012Applicant: Hynix Semiconductor Inc.Inventors: Mi Sun YOON, Chul Woo YANG, Sang Oh LIM
-
Patent number: 8027425Abstract: The disclosed embodiments relate to an asynchronous down counter, which can be loaded with any value N and then decrement exactly N times. The counter comprises an array of cells, wherein each cell is configured to hold a digit in a redundant base-k representation of a number contained in the array of cells. Each cell further comprises a finite state machine that defines state transitions between states, where these states are held on wires and state transitions are synchronized between neighboring cells. Each cell is further configured to asynchronously borrow, if possible, from a more significant adjacent cell to increase a value of a digit in the cell. This asynchronous borrowing improves performance by ensuring that a decrement operation, which decrements a digit in a least significant cell in the array, will borrow from an adjacent more significant cell, without having to wait for the completion of a rippling sequence of borrows from more significant cells.Type: GrantFiled: April 1, 2010Date of Patent: September 27, 2011Assignee: Oracle America, Inc.Inventors: Josephus C. Ebergen, Adam Megacz
-
Patent number: 8023614Abstract: A counting circuit includes first to fifth flip-flops (FFs) and a logic operation unit. Each of the first to fourth FFs has an initial value based on a preset control signal input through a 4-bit set terminal and outputs a signal according to a clock signal. The fifth FF is coupled to the output terminal of the fourth FF and is configured to output the output signal of the fourth FF synchronously with the clock signal. The logic operation unit logically combines the output signals of the second to fourth FFs and outputs first and second counting signals.Type: GrantFiled: July 19, 2010Date of Patent: September 20, 2011Assignee: Hynix Semiconductor Inc.Inventors: Mi Sun Yoon, Chul Woo Yang, Sang Oh Lim
-
Publication number: 20110221499Abstract: A counter circuit is provided that can switch delay times by use of a simple circuit configuration. A counter circuit includes plural stages of flip flops connected in cascade, in which a flip flop in a first stage receives a clock from an oscillator as an input signal, and a flip flop in a given stage after the first stage receives a Q output of a preceding stage as an input signal, wherein all or part of the plural stages of flip flops receive a mode signal, and wherein each of the plural stages of flip flops divides by 2 a frequency of the received input signal for output as a Q output when the mode signal indicates a normal delay mode, and each stage of the flip flops that receives the mode signal allows through passage of the received input signal for output as a Q output when the mode signal indicates a delay shortened mode.Type: ApplicationFiled: November 24, 2009Publication date: September 15, 2011Applicant: MITSUMI ELECTRIC CO., LTD.Inventor: Takashi Takeda
-
Publication number: 20110200163Abstract: A system includes a memory and a counter circuit associated with the memory and configured to receive a clock signal and a plurality of input bits, and configured to output a plurality of output bits to the memory. The counter circuit includes a first counter configured to receive a part of the plurality of input bits and to output a part of the plurality of output bits and a first signal, a control circuit configured to receive the clock signal and the first signal, and to output a second signal, and a second counter configured to receive another part of the plurality of input bits and the second signal, and to output another part of the plurality of output bits.Type: ApplicationFiled: April 20, 2011Publication date: August 18, 2011Applicant: RENESAS ELECTRONICS CORPORATIONInventor: Yasuhiro Oda
-
Patent number: 7965809Abstract: A counter circuit adding a first value indicated by a plurality of bits and a second value in response to a clock signal, a first part of the plurality of bits being lower order than a second part of the plurality of bits, the counter circuit including a first counter configured to add the first part of the plurality of bits and the second value in response to the clock signal to output a third value regarding a result of adding the first and the second values, a second counter configured to add the second part of the plurality of bits and a fourth value in response to the clock signal, and a clock transmission control circuit coupled to the first and second counters to receive the clock signal and the third value, and to control whether or not to supply the clock signal to the second counter in accordance with the received third value.Type: GrantFiled: August 3, 2010Date of Patent: June 21, 2011Assignee: Renesas Electronics CorporationInventor: Yasuhiro Oda
-
Patent number: 7961837Abstract: A control unit that outputs a plurality of control signals in response to the input of a plurality of counter enable signals allocated into the numerical value of a multiple of 2 is provided. An operating unit increments or decrements by a multiple of 2 in response to input of the plurality of control signals and count up-down signals.Type: GrantFiled: October 26, 2009Date of Patent: June 14, 2011Assignee: Hynix Semiconductor Inc.Inventors: Jae-Boum Park, Young-Bo Shim
-
Patent number: 7920665Abstract: A symmetrical range controller for phase-locked loop circuits includes a first counter coupled to a first signal line, where the first counter is configured to count state transition edges of the first signal, inhibit logic coupled to the first counter, where the inhibit logic is configured to inhibit an output signal of a second counter in response to a predetermined count of the first counter, and reset logic coupled to the first counter, where the reset logic is configured to reset the second counter in response to a full count of the first counter.Type: GrantFiled: September 28, 2006Date of Patent: April 5, 2011Assignee: Cypress Semiconductor CorporationInventor: Carel J. Lombaard
-
Patent number: 7876873Abstract: An asynchronous ping-pong counter is disclosed. The asynchronous ping-pong counter comprises a first asynchronous counter, a second synchronous counter, and a controller, the asynchronous ping-pong counter operates between a first state and a second state. In the first state, the first asynchronous counter counts a first number of clock edges of a fast clock signal, and the second asynchronous counter holds a first counter output value. In the second state, the second asynchronous counter counts a second number of clock edges of the fast clock signal, and the first asynchronous counter holds a second counter output value. The controller determines a state transition based on a sampling of a slow clock signal by the fast clock signal.Type: GrantFiled: June 2, 2009Date of Patent: January 25, 2011Assignee: Realtek Semiconductor Corp.Inventor: Hong-Yean Hsieh
-
Publication number: 20110013741Abstract: A counting circuit includes first to fifth flip-flops (FFs) and a logic operation unit. Each of the first to fourth FFs has an initial value based on a preset control signal input through a 4-bit set terminal and outputs a signal according to a clock signal. The fifth FF is coupled to the output terminal of the fourth FF and is configured to output the output signal of the fourth FF synchronously with the clock signal. The logic operation unit logically combines the output signals of the second to fourth FFs and outputs first and second counting signals.Type: ApplicationFiled: July 19, 2010Publication date: January 20, 2011Applicant: Hynix Semiconductor Inc.Inventors: Mi Sun YOON, Chul Woo Yang, Sang Oh Lim
-
Publication number: 20100296622Abstract: A counter circuit adding a first value indicated by a plurality of bits and a second value in response to a clock signal, a first part of the plurality of bits being lower order than a second part of the plurality of bits, the counter circuit including a first counter configured to add the first part of the plurality of bits and the second value in response to the clock signal to output a third value regarding a result of adding the first and the second values, a second counter configured to add the second part of the plurality of bits and a fourth value in response to the clock signal, and a clock transmission control circuit coupled to the first and second counters to receive the clock signal and the third value, and to control whether or not to supply the clock signal to the second counter in accordance with the received third value.Type: ApplicationFiled: August 3, 2010Publication date: November 25, 2010Applicant: NEC ELECTRONICS CORPORATIONInventor: Yasuhiro Oda
-
Patent number: 7813468Abstract: Reduction in power consumption of a counter circuit for continuous operation is demanded. Therefore, provided is a counter circuit including: a first counter of m bits for counting and storing a value of a predetermined bit width according to an input clock; a clock transmission control circuit for controlling whether to transmit the input clock based on a value output according to a counting result of the first counter; and a second counter of n bits for counting and storing another value of the predetermined bit width according to the input clock transmitted from the clock transmission control circuit.Type: GrantFiled: February 5, 2009Date of Patent: October 12, 2010Assignee: NEC Electronics CorporationInventor: Yasuhiro Oda
-
Patent number: 7760847Abstract: A counting circuit includes first to fifth flip-flops (FFs) and a logic operation unit. Each of the first to fourth FFs has an initial value based on a preset control signal input through a 4-bit set terminal and outputs a signal according to a clock signal. The fifth FF is coupled to the output terminal of the fourth FF and is configured to output the output signal of the fourth FF synchronously with the clock signal. The logic operation unit logically combines the output signals of the second to fourth FFs and outputs first and second counting signals.Type: GrantFiled: June 28, 2008Date of Patent: July 20, 2010Assignee: Hynix Semiconductor Inc.Inventors: Mi Sun Yoon, Chul Woo Yang, Sang Oh Lim
-
Patent number: 7746973Abstract: A signal detection circuit comprising: a differential amplifier to which an output voltage of a detection coil of a magnetic sensor is to be applied; a comparator to output a digital signal being at one logic level in a period between two spike-shaped voltages adjacent to each other in the output voltage of the differential amplifier; and a count circuit to perform a count operation in a period during which the comparator outputs the digital signal of the one logic level, the count circuit including a first counter to count a first clock having a predetermined frequency, a second counter to count a second clock being equal in frequency to and different in phase from the first clock, the second counter having the same number of bits as the number of bits of the first counter, and an adder to add count values of the first and the second counter.Type: GrantFiled: May 19, 2008Date of Patent: June 29, 2010Assignees: Sanyo Electric Co., Ltd., Sanyo Semiconductor Co., Ltd.Inventors: Hiroshi Saito, Yasuhiro Kaneta
-
Patent number: 7742551Abstract: An apparatus and a method for counting input pulses during a specific time interval are provided. A clock edge recovery output signal is produced in response to an input gating signal and a clock signal containing the input pulses. The clock edge recovery output signal contains a respective full clock pulse for each of either the rising or falling edge of the input pulses of the clock signal that occurs while the input gating signal is in an enable state and when the input gating signal transitions from the enable state to the disable state. A counter circuit counts the pulses contained in the clock edge recovery output signal.Type: GrantFiled: July 31, 2006Date of Patent: June 22, 2010Assignee: Mosaid Technologies IncorporatedInventor: Hong Beom Pyeon
-
Patent number: 7702062Abstract: Embodiments of the present disclosure relate to an electronic sensor including capture means producing a signals comprising x pulses during a given capture time, such that a?<x<b?, wherein a?, b? and x are non-null natural integers, and counting means receiving the signals, which are incremented with each pulse received, including a maximum counting capacity equal to z such that (b??a?)?z<a?, where z is a non-null natural integer, resetting the counting, when the maximum counting capacity z is exceeded and outputting, at the end of the capture time, a number representative of the number of pulses x of the signals, wherein a? is the minimum value and b? is the maximum value of the number of pulses that can be produced by the capture means.Type: GrantFiled: April 4, 2008Date of Patent: April 20, 2010Assignee: Commissariat a l'Energie AtomiqueInventors: Bertrand Dupont, Patrick Villard, Gilles Chamming's, Jean-Luc Martin