Diffusion Through A Layer Patents (Class 438/923)
-
Patent number: 8324099Abstract: A method of fabricating a landing plug in a semiconductor memory device, which in one embodiment includes forming a landing plug contact hole on a semiconductor substrate having an impurity region to expose the impurity region; forming a landing plug by filling the landing plug contact hole with a polysilicon layer, wherein the landing plug comprises a first region, a second region, a third region, and a fourth region, wherein the first region is disposed beneath the second region and doped with a first doping concentration, the second region is disposed above the first region and below the third region and is not doped, the third region is disposed above the second region and below the fourth region and is doped with a second doping concentration that is lower than the first doping concentration, and the fourth region is disposed above the third region and is doped with a third doping concentration that is higher than the first doping concentration; and annealing the resulting product formed with the landingType: GrantFiled: January 3, 2012Date of Patent: December 4, 2012Assignee: Hynix Semiconductor Inc.Inventor: Kyoung Bong Rouh
-
Patent number: 8129292Abstract: An integrated circuit arrangement includes a Shockley diode or a thyristor. An inner region of the diode or of the thyristor is completely or partially shielded during the implantation of a p-type well. This gives rise to a Shockley diode or a thyristor having improved electrical properties, in particular with regard to the use as an ESD protection element.Type: GrantFiled: January 20, 2010Date of Patent: March 6, 2012Assignee: Infineon Technologies AGInventors: Ulrich Glaser, Harald Gossner, Kai Esmark
-
Patent number: 8110501Abstract: A method of fabricating a landing plug in a semiconductor memory device, which in one embodiment includes forming a landing plug contact hole on a semiconductor substrate having an impurity region to expose the impurity region; forming a landing plug by filling the landing plug contact hole with a polysilicon layer, wherein the landing plug is divided into a first region, a second region, a third region, and a fourth region from a lower portion of the landing plug, and the first region is doped with a first doping concentration that is relatively lowest, the second region is doped with a second doping concentration that is higher than the first doping concentration, the third region is doped with a third doping concentration that is higher than the second doping concentration and the fourth region is not doped; and annealing the resulting product formed with the landing plug.Type: GrantFiled: June 24, 2010Date of Patent: February 7, 2012Assignee: Hynix Semiconductor Inc.Inventor: Kyoung Bong Rouh
-
Patent number: 7713808Abstract: A complementary metal oxide semiconductor (CMOS) image sensor (CIS) and a method for fabricating the same. A method for fabricating a CIS includes implanting first conductive type dopants in a semiconductor substrate to form a photodiode region in a surface of the semiconductor substrate, implanting second conductive type dopants in the photo diode region to form a second conductive type diffusion region, and implanting fluorine ions in the second conductive type diffusion region to form a fluorine diffusion region.Type: GrantFiled: August 28, 2007Date of Patent: May 11, 2010Assignee: Dongbu Hitek Co., Ltd.Inventor: Joung Ho Lee
-
Patent number: 7485552Abstract: A thin film transistor and method of fabricating the same are provided. The thin film transistor is characterized in that low angle grain boundaries formed in a channel layer in a semiconductor layer pattern is tilted ?15 to 15° with respect to a current flowing direction. The method includes: forming an amorphous silicon layer on a substrate; forming a first capping layer on the amorphous silicon layer; forming a second capping layer on the first capping layer, and patterning the second capping layer such that seeds are formed in a line shape; forming a metal catalyst layer on the patterned second capping layer; diffusing the metal catalyst; and crystallizing and patterning the amorphous silicon layer to form a semiconductor layer pattern. Thus, a channel layer having an angle nearly parallel to the current flowing direction may be formed in a low angle grain boundary by forming and crystallizing the line-shaped seeds.Type: GrantFiled: January 11, 2006Date of Patent: February 3, 2009Assignee: Samsung Mobile Display Co., Ltd.Inventors: Byoung-Keon Park, Ki-Yong Lee, Jin-Wook Seo, Tae-Hoon Yang
-
Patent number: 7435669Abstract: A method of fabricating a transistor in a semiconductor device. A gate oxide layer and a gate are formed on a semiconductor substrate. An oxide layer and a silicon nitride layer are stacked on the substrate. The stacked oxide and silicon nitride layers are etched back to expose a surface of the substrate. The silicon nitride layer is removed to form a gate sidewall spacer. Impurity ions are implanted into the substrate through the exposed surface of the substrate.Type: GrantFiled: December 30, 2004Date of Patent: October 14, 2008Assignee: Dongbu Electronics Co., Ltd.Inventor: Dae Kyeun Kim
-
Patent number: 7265039Abstract: The present invention relates to a method for fabricating a semiconductor device with improved refresh time. The method includes the steps of: forming a plurality of gate lines on a substrate; forming a plurality of cell junctions by ion-implanting a first dopant with use of the gate lines as a mask; forming a buffer layer along a gate line profile; and forming a plurality of plug ion-implantation regions in the cell junctions by ion-implanting a second dopant into the substrate under the presence of the buffer layer to thereby from the plugs thereon.Type: GrantFiled: December 30, 2003Date of Patent: September 4, 2007Assignee: Hynix Semiconductor, Inc.Inventors: Jae-Geun Oh, Byung-Seop Hong
-
Patent number: 7157357Abstract: Disclosed are methods of forming a halo region in n-channel type MOS (NMOS) transistors. In one example, the method includes forming, on a channel region of a semiconductor substrate, a structure having a gate insulation film pattern and a gate conductive film pattern stacked sequentially; forming an ion implantation buffer film on an exposed surface of the semiconductor substrate and the gate conductive film pattern; performing a first ion implantation process for injecting fluorine ions into the semiconductor substrate; performing a second ion implantation process for implanting p-type halo ions into the semiconductor substrate; performing a third ion implantation process for implanting n-type impurity ions into the semiconductor substrate; and diffusing the p-type halo ions and the n-type impurity ions using a thermal process.Type: GrantFiled: November 29, 2004Date of Patent: January 2, 2007Assignee: Dongbu Electronics Co., Ltd.Inventor: Hak-Dong Kim
-
Patent number: 6958257Abstract: Described is a method for producing high purity tantalum, the high purity tantalum so produced and sputtering targets of high purity tantalum. The method involves purifying starting materials followed by subsequent refining into high purity tantalum.Type: GrantFiled: January 15, 2002Date of Patent: October 25, 2005Assignee: Honeywell International Inc.Inventors: Harry Rosenberg, Bahri Ozturk, Guangxin Wang, Wesley LaRue
-
Patent number: 6955958Abstract: A method of manufacturing a semiconductor device is disclosed. An oxide layer for regulating ion-implantation is formed before the implantation of the impurities into a predetermined region of a P-lightly doped drained (LDD) to regulate the implantation state of P type impurities into the corresponding predetermined region of P-LDD based on the oxide layer for regulating the ion-implantation so that the PMOS side predetermined channel length is elongated longer that the NMOS side predetermined channel length. A method of manufacturing a semiconductor device is also disclosed, wherein separate spacers are selected and formed on a different scales before the implantation of the impurities into predetermined regions of P-LDD and an N-LDD to regulate the implantation state of impurities into the respective predetermined regions of the LDD based on the differently scaled spacers so that the PMOS and NMOS side predetermined channel lengths are selectively regulated.Type: GrantFiled: December 23, 2003Date of Patent: October 18, 2005Assignee: DongbuAnam Semiconductor, Inc.Inventor: Hag Dong Kim
-
Patent number: 6951806Abstract: A structure includes a substrate, first and second signal lines above the substrate, where unused substrate surface area exists between the first and second signal lines, and a first shield line in the unused substrate surface area. To define the first shield line, the signal line layout which includes the first and second signal lines is defined. Any areas which are not signal lines are then defined as unused areas of the substrate. The shield lines including the first shield line are then defined in portions of the unused areas of the substrate. In this manner, shield lines are automatically designed at every available location without requiring any allocation of substrate surface area.Type: GrantFiled: November 30, 1999Date of Patent: October 4, 2005Assignee: Sun Microsystems, Inc.Inventors: Daniel G. Schweikert, John F. MacDonald
-
Patent number: 6921709Abstract: A method of manufacturing an integrated circuit having a gate structure above a substrate that includes germanium utilizes at least one layer as a seal. The layer advantageously can prevent back sputtering and outdiffusion. A transistor can be formed in the substrate by doping through the layer. Another layer can be provided below the first layer. Layers of silicon dioxide, silicon carbide, silicon nitride, titanium, titanium nitride, titanium/titanium nitride, tantalum nitride, and silicon carbide can be used.Type: GrantFiled: July 15, 2003Date of Patent: July 26, 2005Assignee: Advanced Micro Devices, Inc.Inventors: Eric N. Paton, Haihong Wang, Qi Xiang
-
Patent number: 6849529Abstract: A method for manufacturing a trench capacitor that includes providing a semiconductor substrate, forming a deep trench in the substrate, forming a thin sacrificial layer on a surface of the trench, and forming a hemispherical silicon grain layer over the thin sacrificial layer, wherein the sacrificial layer has a thickness to act as an etch stop during a subsequent step to remove at least a portion of the hemispherical silicon grain layer, and is electrically conductive.Type: GrantFiled: December 24, 2002Date of Patent: February 1, 2005Assignee: ProMOS Technologies Inc.Inventors: Yueh-Chuan Lee, Shih-Lung Chen
-
Patent number: 6809016Abstract: Diffusion of As in SiGe of MOS transistors based on Si/SiGe is prevented by ion implanting boron. Embodiments include forming As source/drain extension implants in a strained Si/SiGe substrate, ion implanting boron at between the As source/drain extension implant junctions and subsequently annealing to activate the As source/drain extensions, thereby preventing distortion of the originally formed junction.Type: GrantFiled: March 6, 2003Date of Patent: October 26, 2004Assignee: Advanced Micro Devices, Inc.Inventor: Qi Xiang
-
Patent number: 6797596Abstract: A method used during the formation of a semiconductor device reduces ion channeling during implantation of the wafer. The method comprises providing a semiconductor wafer and an unetched transistor gate stack assembly over the wafer. The unetched transistor gate stack assembly comprises a gate oxide layer, a control gate layer, a metal layer, and a dielectric capping layer. A patterned photoresist layer is formed over the unetched transistor gate stack assembly, then each of the capping layer, the metal layer, the control gate layer, and the gate oxide layer is etched to form a plurality of laterally-spaced transistor gate stacks. A screening layer is formed overlying the semiconductor wafer between the transistor gate stacks. A dopant is implanted into the semiconductor wafer through the screening layer, then the screening layer is removed.Type: GrantFiled: August 29, 2002Date of Patent: September 28, 2004Assignee: Micron Technology, Inc.Inventors: Fawad Ahmed, Jigish D. Trivedi, Suraj J Mathew
-
Patent number: 6794277Abstract: A lower concentration impurity diffusion region can be formed under excellent control, even when a low heat-resistant substrate is used. At the time of doping a semiconductor layer, a mask such as sidewalls (24) where an energy beam passes through, is formed on a part of a surface of a semiconductor layer (21), dopant ions (25) are adsorbed on the surface of the semiconductor layer (21) except a region in which the mask is formed, and an energy beam EBL is irradiated onto the semiconductor layer (21) having the formed mask to introduce the dopant ions into the semiconductor layer (21). In the lower part of the mask such sidewalls (24), diffusion in transverse direction occurs and lower concentration impurity diffusion regions can be formed in excellent reproducibility under excellent control.Type: GrantFiled: October 23, 2002Date of Patent: September 21, 2004Assignee: Sony CorporationInventors: Akio Machida, Setsuo Usui, Dharam Pal Gosain
-
Patent number: 6762099Abstract: A two-stage method for making buried strap out-diffusions is disclosed. A substrate having a deep trench is provided. A first conductive layer is deposited at the bottom of the deep trench. A collar oxide is formed on sidewalls of the deep trench. A second conductive layer is deposited within the deep trench atop the first conductive layer. The collar oxide is then etched back to a predetermined depth. A third conductive layer is deposited directly on the second conductive layer. A trench top oxide (TTO) layer is formed on the third conductive layer. A spacer is formed on the sidewalls of the deep trench. A portion of the TTO layer is etched away to form a recess underneath the spacer, which exposing the substrate in the deep trench. Thereafter, a doping process is carried out to form a first diffusion region through the recess, followed by spacer stripping.Type: GrantFiled: July 1, 2003Date of Patent: July 13, 2004Assignee: Nanya Technology Corp.Inventors: Hsu Yu-Sheng, Ming-Cheng Chang, Yinan Chen
-
Patent number: 6695903Abstract: The invention relates to novel boron, phosphorus or boron-aluminium dopant pastes for the production of p, p+ and n, n+ regions in monocrystalline and polycrystalline Si wafers, and of corresponding pastes for use as masking pastes in semiconductor fabrication, power electronics or in photovoltaic applications.Type: GrantFiled: September 12, 2001Date of Patent: February 24, 2004Assignee: Merck Patent GmbHInventors: Armin Kübelbeck, Claudia Zielinski, Lilia Heider, Werner Stockum
-
Patent number: 6645839Abstract: A method for improving a doping profile using gas phase doping is described. In the method, silicon nitride and/or products of decomposition from a silicon nitride deposition are introduced in a process chamber before or during the actual gas phase doping. This allows the doping profile to be significantly improved.Type: GrantFiled: May 6, 2002Date of Patent: November 11, 2003Assignee: Infineon Technologies AGInventors: Moritz Haupt, Anja Morgenschweis, Dietmar Ottenwälder, Uwe Schröder
-
Patent number: 6518113Abstract: Work function control layers are provided in in-laid, metal gate electrode, Si-based MOS transistors and CMOS devices by a process which avoids deleterious dopant implantation processing resulting in damage to the thin gate insulator layer and undesirable doping of the underlying channel region. According to the invention, an amorphous Si layer is formed over the thin gate insulator layer by a low energy deposition process which does not adversely affect the gate insulator layer and subsequently doped by means of another low energy process, e.g., low sheath voltage plasma doping, which does not damage the gate insulator layer or dope the underlying channel region of the Si-based substrate. Subsequent thermal processing during device manufacture results in activation of the dopant species and conversion of the a-Si layer to a doped polycrystalline Si layer of substantially increased electrical conductivity.Type: GrantFiled: February 6, 2001Date of Patent: February 11, 2003Assignee: Advanced Micro Devices, Inc.Inventor: Matthew S. Buynoski
-
Patent number: 6498079Abstract: Deep profile and highly doped impurity regions can be formed by diffusing from a solid source or doped silicon glass and using a patterned nitride layer. An oxide etch stop and polysilicon sacrificial layer are left in place in the patterned regions and the dopant is diffused through those layers. The polysilicon provides sacrificial silicon that serves to prevent the formation of boron silicon nitride on the substrate surface and also protects the oxide layer during etching of the silicon glass layer. The oxide layer then acts as an etch stop during removal of the polysilicon layer. In this way, no damage done to the substrate surface during the diffusion or subsequent etch steps and the need for expensive ion implanter steps is avoided.Type: GrantFiled: July 27, 2000Date of Patent: December 24, 2002Assignee: STMicroelectronics, Inc.Inventors: Frank Randolph Bryant, Kenneth Wayne Smiley
-
Patent number: 6489209Abstract: After a first insulating film is formed only on the top surface or at least on the entire surface of a polysilicon gate electrode, first impurity ions are implanted into a semiconductor substrate from above the entire substrate to provide lightly doped source and drain regions. Then, after vertical layers are formed at the sides of the gate electrode and a second insulating film is formed at least on the top surface of the gate electrode, second impurity ions are implanted from above the entire semiconductor substrate to provide heavily doped source and drain regions.Type: GrantFiled: August 4, 1992Date of Patent: December 3, 2002Assignee: NGB CorporationInventor: Noriyuki Shimoji
-
Patent number: 6461902Abstract: In the prior art LDMOSFET devices capable of handling high power have been made by locating the source contact on the bottom surface of the device, allowing for good heat sinking, with connection to the source region being made through a sinker. However, this structure has poor high frequency characteristics. Also in the prior art, good high frequency performance has been achieved by introducing a dielectric layer immediately below the source/drain regions (SOI) but this structure has poor handling capabilities. The present invention achieves both good high frequency behavior as well as good power capability in the same device. Instead of inserting a dielectric layer over the entire cross-section of the device, the dielectric layer is limited to being below the heavily doped section of the drain with a small amount of overlap into the lightly doped section. The structure is described in detail together with a process for manufacturing it.Type: GrantFiled: July 18, 2000Date of Patent: October 8, 2002Assignee: Institute of MicroelectronicsInventors: Shuming Xu, Hanhua Feng, Pang-Dow Foo
-
Patent number: 6448105Abstract: A method for doping one side of a semiconductor substrate, such as in a silicon wafer, wherein an oxide layer is deposited on both the side to be doped and the non-doped side of the semiconductor substrate. A doping layer, containing a doping agent, is deposited onto the oxide layer on the side to be doped. The doping agent passes through the oxide layer on the side to be doped and into the semiconductor substrate. The oxide layer on the non-doped side serves as a protective layer, preventing diffusion of the doping agent into the undoped side of the substrate.Type: GrantFiled: November 22, 2000Date of Patent: September 10, 2002Assignee: Siemens and Shell Solar GmbHInventor: Steffen Sterk
-
Patent number: 6436772Abstract: A plurality of diffusion layers extending in a first direction is formed at a surface of a semiconductor substrate in a cell region to be provided with the memory cell transistors. A plurality of gate electrodes extending in a second direction perpendicular to the first direction is formed on the semiconductor substrate in the cell regions. An interlayer insulating film is formed on the semiconductor substrate. A first resist film is formed on the interlayer insulating film. The first resist film is provided with openings in positions in alignment with regions between adjacent diffusion layers among the plurality of diffusion layers. a second resist film provided with openings previously designed in an arbitrary manner is formed on the first resist film. Then ions are implanted in the cell region using the first and second resist films as a mask.Type: GrantFiled: June 7, 2001Date of Patent: August 20, 2002Assignee: NEC CorporationInventor: Kazutaka Otsuki
-
Patent number: 6410378Abstract: The present invention relates to formation of trench isolation structures that isolate active areas and a preferred doping in the fabrication of a CMOS device with a minimized number of masks. P-type dopant are implanted into a semiconductor substrate having therein a P-well and an N-well. Each of the N-well and P-well has therein a trench. The P-type dopant are implanted beneath each of the trenches in the P-well and the N-well to create a first P-type dopant concentration profile in the semiconductor substrate, wherein the P and N wells are substantially unimplanted by the P-type dopant in active areas adjacent to the respective trenches therein. A second implanting P-type dopant is made into the semiconductor substrate. The second implanting is beneath each of the trenches in the P and N wells to form a second P-type dopant concentration profile.Type: GrantFiled: September 14, 2001Date of Patent: June 25, 2002Assignee: Micron Technonlogy, Inc.Inventor: Fernando Gonzalez
-
Patent number: 6391733Abstract: A method of making a semiconductor device includes performing a doping implant through a layer of dielectric material. The implanting through dielectric material enables use of high-energy implants to form shallow doped regions. Other implanting steps may also be combined with the implanting through the dielectric material.Type: GrantFiled: May 4, 2001Date of Patent: May 21, 2002Assignee: Advanced Micro Devices, Inc.Inventor: Philip A. Fisher
-
Patent number: 6362508Abstract: A CMOS memory device includes source and drain regions diffused into a substrate, a polysilicon gate structure formed over a channel region located between the first and second diffusion regions, and a pre-metal dielectric structure formed over the polysilicon gate structure. The pre-metal dielectric structure is a triple layer structure including a lower Borophosphosilicate glass (BPSG) layer formed over the polysilicon gate structure, a Nitride layer formed on the lower BPSG layer, and an upper dielectric layer (e.g., BPSG or USG) formed on the Nitride layer. The Phosphorous concentration in the lower BPSG layer is greater than the Phosphorous concentration in the upper dielectric layer, thereby providing retention protection for the underlying memory structures while facilitating optimal chemical mechanical polishing (CMP) planarization characteristics.Type: GrantFiled: April 3, 2000Date of Patent: March 26, 2002Assignee: Tower Semiconductor Ltd.Inventors: Michael Rasovsky, Menachem Vofsi, Zmira Shterenfeld-Lavie
-
Patent number: 6303436Abstract: A method for fabricating a type of Trench Mask ROM cell comprises steps including: providing a substrate doped lightly with p-type dopant, sequentially forming a pad oxide layer and a nitride layer on the substrate; etching back the pad oxide layer, the nitride layer and the substrate to form plural trenches; a gate oxide layer being formed on surfaces of each trench; then, implanting n+-type ions into the substrate beneath the pad oxide layer and between each two adjacent trenches; and, forming a polysilicon layer on the gate oxide and pad oxide; finally, implanting n+-type ions into the substrate beneath the gate oxide layer on bottoms of selected trenches. And, it is appreciated that the sequence of the formation of plural trenches and implanting n+-type ions into substrate between each trench can be reversed in the embodiment without affecting subsequent steps.Type: GrantFiled: September 21, 1999Date of Patent: October 16, 2001Assignee: Mosel Vitelic, Inc.Inventor: Kuan-Chou Sung
-
Patent number: 6294430Abstract: A flash memory device and a method of manufacturing the flash memory device having high reliability in which a gate stack is formed on a tunnel oxide formed on a substrate and a layer of oxide is formed on the surfaces of the gate stack and exposed surfaces of the substrate. Nitrogen is diffused into the layer of oxide.Type: GrantFiled: January 31, 2000Date of Patent: September 25, 2001Assignee: Advanced Micro Devices, Inc.Inventors: Richard Fastow, Sameer S. Haddad, Daniel Sobek
-
Patent number: 6255183Abstract: A method of manufacturing a semiconductor device with a MOS transistor having an LDD structure. A gate dielectric (6) and a gate electrode (7, 8) are formed on a surface (5) of a silicon substrate (1). The surface adjacent the gate electrode is then exposed, and a layer of semiconductor material (10) is formed on an edge (9) of the surface adjoining the gate electrode. Ions (13, 14) are subsequently implated, with the gate electrode and the layer of semiconductor material acting as a mask. Finally, a heat treatment is carried out whereby a source zone (16, 17) and a drain zone (18, 19) are formed through activation of the implanted ions and through diffusion of atoms of a dopant from the layer of semiconductor material. The portions (b) of these zones formed by diffusion are weakly doped here and lie between the more strongly doped portions (a) formed through activation of implanted ions and the channel zone (20, 21). An LDD structure has thus been formed.Type: GrantFiled: April 22, 1998Date of Patent: July 3, 2001Assignee: U.S. Phillips CorporationInventors: Jurriaan Schmitz, Youri V. Ponomarev, Pierre H. Woerlee
-
Patent number: 6184050Abstract: A method for forming a photodiode is provided. A substrate having a well with a first electric type therein is provided. An insulating layer is formed on the substrate. The insulating layer is patterned to form an opening. The insulating layer still remains with a thin thickness below the bottom of the opening. A heavily doped region with a second electric type is formed in the well in the position below the opening. A junction is thus formed between the heavily doped region and the well.Type: GrantFiled: December 8, 1998Date of Patent: February 6, 2001Assignee: United Microelectronics Corp.Inventor: Jen-Yao Hsu
-
Patent number: 6159809Abstract: In a method for manufacturing a surface channel type P-channel MOS transistor, a gate insulating layer is formed on a semiconductor substrate, and a gate electrode is formed on the gate insulating layer. Then, a P-type impurity diffusion preventing operation is performed upon the gate electrode, and P-type impurities are implanted into the gate electrode.Type: GrantFiled: June 25, 1997Date of Patent: December 12, 2000Assignee: NEC CorporationInventor: Mitsuhiro Togo
-
Patent number: 6153470Abstract: A method of forming floating gate to improve tunnel oxide reliability for flash memory devices. A substrate having a source, drain, and channel regions is provided. A tunnel oxide layer is formed over the substrate. A floating gate is formed over the tunnel oxide and the channel region, the floating gate being multi-layered and having a second layer sandwiched between a first layer and a third layer. The first layer of the floating gate overlying the tunnel oxide layer includes an undoped or lightly doped material. The second layer is highly-doped. The third layer is in direct contact with a dielectric layer, e.g., an oxide-nitride-oxide stack, and is made of an undoped or lightly doped material. A dielectric material is formed over the floating gate and a control gate is formed over the dielectric material.Type: GrantFiled: August 12, 1999Date of Patent: November 28, 2000Assignee: Advanced Micro Devices, Inc.Inventors: Yue-Song He, Kent K. Chang, Jiahua Huang
-
Patent number: 6107169Abstract: In a non-volatile semiconductor memory device, a top surface of a floating gate that is made of polysilicon is advantageously kept smooth to increase the uniformity of an overlying interpoly dielectric layer onto which a control gate is formed. The floating gate is doped after at least a portion of the overlying interpoly dielectric layer has been formed. Ion implantation techniques are employed to implant dopants through the overlying layer or layers and into the floating gate. Consequently, the potential for polysilicon grain growth at or near the top surface of the floating gate, which can lead to significant depressions in the overlying layers and data retention problems in the memory cell, is substantially reduced.Type: GrantFiled: August 14, 1998Date of Patent: August 22, 2000Assignee: Advanced Micro Devices, Inc.Inventor: Stephen Keetai Park
-
Patent number: 6096599Abstract: High integrity shallow source/drain junctions are formed employing cobalt silicide contacts. Embodiments include depositing a layer of cobalt on a substrate above intended source/drain regions, depositing a cap layer of titanium or titanium nitride on the cobalt, depositing a doped film on the cap layer, and performing silicidation, as by rapid thermal annealing, to form a low-resistivity cobalt silicide and to diffuse impurities from the doped film through the cobalt silicide into the substrate to form a junction extending into the substrate a constant depth below the cobalt silicide interface. The formation of source/drain junctions self-aligned to the cobalt silicide/silicon interface prevents junction leakage while allowing the formation of cobalt silicide contacts at optimum thickness, thereby facilitating reliable device scaling.Type: GrantFiled: November 6, 1998Date of Patent: August 1, 2000Assignee: Advanced Micro Devices, Inc.Inventors: Nick Kepler, Karsten Wieczorek, Larry Wang, Paul Raymond Besser
-
Patent number: 6093648Abstract: The problem to be solved by the present invention is providing a production method capable of adjusting a dislocation density freely to a required dislocation density level for a discrete structure substrate. According to the present invention, when producing a discrete structure substrate generally said to have a low level dislocation density in which an average dislocation density is 5000 pieces/cm.sup.2, diffusing a wafer after determining its thickness so as to meet required dislocation density level, a wafer thickness is adjusted within a specified range before diffusion is carried out.Type: GrantFiled: July 13, 1998Date of Patent: July 25, 2000Assignee: Naoetsu Electronics CompanyInventor: Tsutomu Satoh
-
Patent number: 6060745Abstract: An n.sup.- layer (2E) having a low impurity concentration is epitaxially grown on a surface (S1) of an n.sup.+ silicon substrate (1) having a high impurity concentration to a depth (D), and phosphorus ions (P) are implanted from the surface (S1) to the inside of the n.sup.- layer (2E). A SiO.sub.2 film is formed on the surface S1 by thermal oxidation, and an opening hole is formed in the SiO.sub.2 film. Using the opening hole, p-type impurities are implanted and diffused by thermal oxidation in the ion-implanted n.sup.- layer (2E), forming a p-type diffusion layer (well) from the surface (S1) to a predetermined depth. In this way, an n layer is formed in place of the n.sup.- layer (2E). The concentration distribution of impurity in the n layer monotonically decreases from the side of the surface (S1) and reaches its minimum on the side of an interface (BS). Then, a predetermined electrode is formed, completing the device.Type: GrantFiled: January 6, 1998Date of Patent: May 9, 2000Assignee: Mitsubishi Denki Kabushiki KaishaInventors: Chihiro Tadokoro, Junichi Yamashita
-
Patent number: 6051440Abstract: A method of fabricating a low-inductance, in-line resistor includes the steps of: depositing a superconductive layer 12 on a base layer 14; patterning an interconnect region 16 on the superconductive layer 12; and converting the interconnect region 16 of the superconductive layer 12 to a resistor material region 18. The resistor region 18 and the superconductive layer 12 are substantially in the same plane. The method can further include the steps of depositing a conductive layer 22 on the resistor region 18 and on the photo-resist layer 20, and lifting off the photo-resist layer 20 to leave the conductive layer 22 on the resistor region 18. As such, the conductive layer 22 provides a low sheet resistivity for the resistor region 18.Type: GrantFiled: September 16, 1997Date of Patent: April 18, 2000Assignee: TRW Inc.Inventors: Hugo W. Chan, Arnold H. Silver
-
Patent number: 5789295Abstract: A gate stack formation process directed toward reducing floating gate oxidation which influences tunnel oxide thickness and, therefore, discharge speed. On a substrate upon which is formed an oxide layer, a first polysilicon layer, a dielectric layer, and a second polysilicon layer, only the second polysilicon layer and dielectric layer are etched. Source and drain regions are implanted through the first polysilicon layer. Subsequently, the first polysilicon layer is etched to form the full gate stack.Type: GrantFiled: November 17, 1995Date of Patent: August 4, 1998Assignee: Advanced Micro Devices, Inc.Inventor: David Kuan-Yu Liu
-
Patent number: 5712208Abstract: A semiconductor dielectric (10) is formed by providing a base layer (12) having a surface. A thin interface layer (13) is formed at the surface of the base layer (12). The thin interface layer has a substantial concentration of both nitrogen and fluorine. A thermal oxide layer (14) is formed overlying the interface layer (13). A deposited dielectric layer (16) is formed overlying the thermal oxide layer (14). The deposited dielectric layer (16) is optionally densified by a thermal heat cycle. The deposited dielectric layer (16) has micropores that are misaligned to micropores in the thermal oxide layer (14) to provide enhanced features which the nitrogen/fluorine interface further improves the dielectric's features.Type: GrantFiled: May 25, 1995Date of Patent: January 27, 1998Assignee: Motorola, Inc.Inventors: Hsing-Huang Tseng, Philip J. Tobin, Keith E. Witek
-
Patent number: 5629221Abstract: A process for suppressing boron penetration in BF.sub.2.sup.+ -implanted P.sup.+ -poly-Si gates provides a nitrided layer between the oxide layer and poly-Si through use of inductively-coupled nitrogen plasma (ICNP) to form an energy barrier which the boron ion can hardly penetrate. The process includes the steps of growing an oxide layer by washing the silicon, introducing nitrogen gas into the inductively-coupled plasma (ICP) system and carrying out nitrogen plasma surface treatment at RF power of 150w to 250w; stacking polysilicon of 3000 .ANG. low pressure chemical vapor deposition (LPCVD) system; implanting BF.sub.2.sup.+ at 5.times.10.sup.15 atom/cm.sup.2 and 50 KeV; removing the surface oxide layer by annealing at 900.degree. C. for a time; and plating Al to form a MOS capacitor and measuring electric properties.Type: GrantFiled: November 24, 1995Date of Patent: May 13, 1997Assignee: National Science Council of Republic of ChinaInventors: Tien S. Chao, Chih-Hsun Chu