Patents Represented by Attorney Jeffrey L. Brandt
  • Patent number: 5292678
    Abstract: A new interdigitated folded bit line (IFBL) architecture for a future generation high density semiconductor memory design is disclosed. In the architecture, the basic cross-point memory cells are organized orthogonally in rows and columns to form an array matrix. The bit lines run in a row direction while the word lines run in a column direction. Transfer transistors are designed to be shared with the same drain junction and the same bit line contact in order to save area. A choice of at least two described embodiments are provided. In one embodiment, referred to as the offset bit line structure, the bit lines are constructed by using two layers of interconnection lines to connect the interdigitated cells associated to it. By connecting the bit line contacts and with two different interconnecting layers and in an alternating row order, the true and complement bit lines and will run parallel to both sides of the memory array.
    Type: Grant
    Filed: May 14, 1992
    Date of Patent: March 8, 1994
    Assignee: International Business Machines Corporation
    Inventors: Sang H. Dhong, Wei Hwang
  • Patent number: 5284549
    Abstract: A CHF.sub.3 -based RIE etching process is disclosed using a nitrogen additive to provide high selectivity of SiO.sub.2 or PSG to Al.sub.2 O.sub.3, low chamfering of a photoresist mask, and low RIE lag. The process uses a pressure in the range of about 200-1,000 mTorr, and an appropriate RF bias power, selected based on the size of the substrate being etched. The substrate mounting pedestal is preferably maintained at a temperature of about 0.degree. C. Nitrogen can be provided from a nitrogen-containing molecule, or as N.sub.2. He gas can be added to the gas mixture to enhance the RIE lag-reducing effect of the nitrogen.
    Type: Grant
    Filed: January 2, 1992
    Date of Patent: February 8, 1994
    Assignee: International Business Machines Corporation
    Inventors: Michael S. Barnes, Melanie M. Chow, John C. Forster, Michael A. Fury, Chang-Ching Kin, Harris C. Jones, John H. Keller, James A. O'Neill
  • Patent number: 5280154
    Abstract: A plasma processing apparatus comprising: a chamber for supporting a workpiece; an inlet for introducing a gas into the chamber; a coil of conductive material having a generally flattened configuration whereby to provide a at least one generally planar surface defined by parallel conductors disposed on the chamber; and apparatus for applying radio frequency energy to the coil.
    Type: Grant
    Filed: January 30, 1992
    Date of Patent: January 18, 1994
    Assignee: International Business Machines Corporation
    Inventors: Jerome J. Cuomo, Charles R. Guarnieri, Jeffrey A. Hopwood, Stanley J. Whitehair
  • Patent number: 5279987
    Abstract: A process, compatible with bipolar and CMOS silicon device manufacturing for fabricating complementary buried doped regions in a silicon substrate. An N+ doped region (12) is formed in the silicon substrate by known methods of arsenic doping and drive in. This is followed by depositing a first thin epitaxial silicon cap layer (14), under conditions of minimum N+ autodoping. Part thickness of this first epilayer is converted to oxide (18), and the oxide is patterned to provide apertures in an area where it is desired to form a P+ region. A P source material (20) is deposited and a drive in anneal is used to dope the silicon with P in the areas of the oxide aperture opening. Subsequent to drive in, the dopant source layer and the oxide mask is removed by wet etching. An oxide is regrown on the surface, including the P+ region (22), and subsequently the oxide layer is stripped in dilute hydrofluoric acid.
    Type: Grant
    Filed: October 31, 1991
    Date of Patent: January 18, 1994
    Assignee: International Business Machines Corporation
    Inventors: John S. Lechaton, Shaw-Ning Mei, Dominic J. Schepis, Mithkal M. Smadi
  • Patent number: 5264387
    Abstract: A method comprising the steps of: providing a substrate including an insulator material having a generally planar surface; forming a plurality of mesas of a semiconductor material on the substrate surface, the plurality of mesas spaced by channels extending to the substrate surface, the plurality of mesas including device mesas and dummy mesas; forming a polish-stop structure of at least one selected material over the substrate surface in the channels; polishing the plurality of mesas and stopping on the polish-stop structure whereby the plurality of mesas have the same thickness as the polish-stop structure; and replacing the dummy mesas with an insulator material whereby to electrically isolate the device mesas.
    Type: Grant
    Filed: October 27, 1992
    Date of Patent: November 23, 1993
    Assignee: International Business Machines Corporation
    Inventors: Klaus D. Beyer, Mark A. Jaso, Subramanian S. Iyer, Scott R. Stiffler, James D. Warnock
  • Patent number: 5254488
    Abstract: An improved structure and method for fabricating amorphous silicon thin film devices, particularly transistors, is described. In addition to their usual role as gate insulator and optional capping layer, the insulator films are chosen to maximize the transmission of photolithographic active light through the structure. These layers are positioned to either side of the amorphous silicon layer which is a light absorbing layer to act as anti-reflective elements. The insulator layers are chosen to have a refractive index different than the substrate and a thickness dimension chosen so the wave components of said lithographically active light reflected at the interfaces of the completed structure interfere destructively.
    Type: Grant
    Filed: September 4, 1990
    Date of Patent: October 19, 1993
    Assignee: International Business Machines Corporation
    Inventor: Ivan Haller
  • Patent number: 5245206
    Abstract: A capacitor is provided having a substrate and a first capacitor plate including a lattice mismatched crystalline material is formed over and supported by a surface of the substrate. A layer of insulating material is formed over and supported by the first capacitor plate. A second capacitor plate including a layer of conductive material is formed over and supported by the layer of insulating material.
    Type: Grant
    Filed: May 12, 1992
    Date of Patent: September 14, 1993
    Assignee: International Business Machines Corporation
    Inventors: Jack O. Chu, Louis L. Hsu, Toshio Mii, Joseph F. Shepard, Scott R. Stiffler, Manu J. Tejwani, Edward J. Vishnesky
  • Patent number: 5235216
    Abstract: A circuit for generating a negative voltage includes: a bipolar transistor including, a) an N type collector region, b) a P type base region, and c) an N type emitter region, the base region width between the emitter region and the collector region being less than about 5,000 angstroms and the dopant concentration of the base region being in the range of about 1-10.times.10.sup.18 atoms/cm.sup.3 ; means for applying a reference potential to the base region; and means for applying a bias potential to the emitter region so as to generate a negative output potential at the collector region. The circuit can likewise comprise a PNP bipolar transistor biased to generate a negative voltage. The circuit can be used on integrated circuit chips to provide a complementary voltage, thereby obviating the requirement for separate, complementary power supplies.
    Type: Grant
    Filed: July 15, 1991
    Date of Patent: August 10, 1993
    Assignee: International Business Machines Corporation
    Inventors: Robert K. Cook, Bob H. Yun
  • Patent number: 5202272
    Abstract: A method of forming a semiconductor structure comprising the steps of: providing a body of semiconductor material including at least one generally planar surface; forming a mesa having at least one generally vertical wall over the planar surface; forming a layer of material generally conformally over the mesa and the planar surface so as to form a vertical spacer on the vertical wall; forming a protective mask selectively on the upper portion of the vertical spacer; and using the protective mask to etch and remove the unmasked portions of the layer of material and the mesa while leaving the vertical spacer.The process is used to form an FET by forming a gate insulating layer underneath of the vertical spacer, the vertical spacer being selected to comprise a conductive gate material such as doped polysilicon. The vertical gate structure is then used as a mask to dope the source and drain regions.
    Type: Grant
    Filed: March 25, 1991
    Date of Patent: April 13, 1993
    Assignee: International Business Machines Corporation
    Inventors: Chang-Ming Hsieh, Louis L. Hsu, Shantha A. Kumar, Zu-Jean Tien
  • Patent number: 5173619
    Abstract: A circuit for buffering and parity checking digital data communicated between first and second data buses includes a plurality of bidirectional bit buffer circuits. Each of the bidirection bit buffer circuits includes: a first data path comprising a data receiver, latch, and driver connected in series between the first and second data buses, respectively; a second data path comprising a data receiver, latch and driver connected in series between the second and first data buses, respectively; control mechanisms for controlling the drivers to selectively place the output of the drivers in an active driving or high impedance state; and control mechanisms for controlling the data latches to selectively latch or pass through data. A parity generating circuit is connected at the output of the latch in the first data path of each of the bidirectional bit buffer circuits for generating a parity bit responsive to the data at the output of these latches.
    Type: Grant
    Filed: August 5, 1991
    Date of Patent: December 22, 1992
    Assignee: International Business Machines Corporation
    Inventors: Gene J. Gaudenzi, Kevin G. Kramer, Susan L. Tempest
  • Patent number: 5171642
    Abstract: A low copper concentration multilayered, device interconnect metallurgy, comprises an aluminum-copper (<2 weight percent copper) conductor having formed on one of its surfaces a layer of an intermetallic compound formed from a Group IVA metal and aluminum from the aluminum-copper conductor. The intermetallic compound is formed so as to contain only the single phase line compound of the intermetallic compound.
    Type: Grant
    Filed: January 8, 1991
    Date of Patent: December 15, 1992
    Assignee: International Business Machines Corporation
    Inventors: Patrick W. DeHaven, J. Daniel Mis, Kenneth P. Rodbell, Paul A. Totta, James F. White
  • Patent number: 5166856
    Abstract: An electrostatic chuck includes a body of refractory metal, preferably molybdenum, sized to support a semiconductor wafer. A first layer of diamond having a thickness in the range of 0.1-5.0 microns coats the refractory metal body. A pair of generally planar electrodes, preferably formed by molybdenum, are disposed on the first layer of diamond. A second layer of diamond, of like thickness as the first layer, conformally coats the pair of electrodes. A dc voltage applied across the pair of electrodes develops an electrostatic force to hold the wafer against the second diamond layer.
    Type: Grant
    Filed: January 31, 1991
    Date of Patent: November 24, 1992
    Assignee: International Business Machines Corporation
    Inventors: James W. Liporace, James A. Seirmarco
  • Patent number: 5159429
    Abstract: A semiconductor structure including a doped semiconductor substrate defining a surface. A buffer layer of epitaxial semiconductor material overlies the substrate surface, the buffer layer having a relatively higher dopant concentration than the substrate and being virtually free from oxygen precipitation. A layer of intrinsic semiconductor material overlies the buffer layer, and a device layer of epitaxial semiconductor material is situated on the intrinsic layer. The device layer is formed to have a relatively lower dopant concentration than the first layer. Isolation regions extend from a surface of the device layer into the buffer layer for forming an electrically isolated device region in the device layer. At least one active device is formed in the isolated device region.
    Type: Grant
    Filed: May 11, 1992
    Date of Patent: October 27, 1992
    Assignee: International Business Machines Corporation
    Inventors: Robert E. Bendernagel, Kyong-Min Kim, Victor J. Silvestri, Pavel Smetana, Thomas H. Strudwick, William H. White
  • Patent number: 5154514
    Abstract: A temperature sensor, comprising: a diode structure including, a) a silicon substrate, b) a first region of a metal silicide in the silicon substrate, c) a second region of a metal-oxide semiconductor material on the first region, d) a third region of a metal over the second region; and, means for using the diode structure as a temperature sensitive device to measure an ambient temperature. The metal-oxide semiconductor material is preferably selected to have a bandgap of not less than about 3.0 eV.
    Type: Grant
    Filed: August 29, 1991
    Date of Patent: October 13, 1992
    Assignee: International Business Machines Corporation
    Inventors: Jeffrey P. Gambino, Louis L. Hsu, Michael A. Lee, Krishna Seshan, Alvin Sugerman, Francis E. Turene
  • Patent number: 5137840
    Abstract: A method of manufacturing a vertical bipolar transistor including the steps of: providing a semiconductor substrate including a first region of a first conductivity type; forming an extrinsic base region of a second conductivity type in the surface of the first region, the extrinsic base region generally bounding a portion of the first region; forming by ion implantation a linking region of the second conductivity type in the surface of the bounded portion of the first region so as to electrically link generally opposing edges of the extrinsic base region through the linking region; forming an insulating spacer over the junction between the extrinsic base region and the linking region so as to generally bound a portion of the linking region within the portion of the first region; etching the surface of the bounded portion of the linking region a short distance into the linking region; forming by epitaxial growth a first layer of semiconductor material of the second conductivity type on the etched surface of t
    Type: Grant
    Filed: October 24, 1990
    Date of Patent: August 11, 1992
    Assignee: International Business Machines Corporation
    Inventors: Brian H. Desilets, Chang-Ming Hsieh, Louis L. Hsu
  • Patent number: 5138256
    Abstract: A method and apparatus for determining the thickness of an interfacial oxide film intermediate to a polysilicon layer of a first conductivity type and a silicon substrate of a second conductivity type supporting a p-n junction. Radiant energy, preferably in the form of light, is directed on to the top surface of the polysilicon layer thereby stimulating carriers which concentrate at the interfacial oxide film, allowing the excited carriers to diffuse across the oxide film, and creating a short circuit, the magnitude of which is inversely related to the thickness of the interfacial oxide film.
    Type: Grant
    Filed: April 23, 1991
    Date of Patent: August 11, 1992
    Assignee: International Business Machines Corp.
    Inventors: Richard J. Murphy, Jerome D. Schick, Howard R. Wilson
  • Patent number: 5132765
    Abstract: There is provided a method for use in the fabrication of a transistor, the method including the steps of: providing a substrate of semiconductor material including a region of first conductivity type; forming a first layer of second conductivity type epitaxial semiconductor material over the region; forming a second layer of second conductivity type epitaxial semiconductor material over the first layer, the second layer of a relatively higher dopant concentration than the first layer; oxidizing a portion of the second layer; and removing the oxidized portion of the second layer to expose a portion of the first layer, the exposed portion of the first layer forming an intrinsic base region. The steps of forming the first and second layers are preferably performed using low temperature, ultra-high vacuum, epitaxial deposition processes.
    Type: Grant
    Filed: January 31, 1991
    Date of Patent: July 21, 1992
    Inventors: Jeffrey L. Blouse, Inge G. Fulton, Russell C. Lange, Bernard S. Meyerson, Karen A. Nummy, Martin Revitz, Robert Rosenberg
  • Patent number: 5112765
    Abstract: A manufacturing method is provided for producing a stacked semiconductor structure including: depositing a first thick passivating layer onto the base structure; forming first stud openings in the first thick passivating layer exposing at least one active region and/or one of the polysilicon lines; depositing a first layer of a conductive material to fill the first stud openings and define first contact studs, the upper part of some of the first contact studs comprising the gate electrodes of PFET devices; planarizing the structure to make the top surface of the first contact studs coplanar with the surface of the first thick passivating layer; depositing a thick insulating layer to form the gate dielectric of PFET devices and patterning it to define contact openings to expose selected first contact studs at desired locations; depositing a layer of polysilicon; patterning the polysilicon layer to define polysilicon lands containing the first contact studs at the desired locations; selectively implanting to de
    Type: Grant
    Filed: July 16, 1991
    Date of Patent: May 12, 1992
    Assignee: International Business Machines Corporation
    Inventors: Carl Cederbaum, Roland Chanclou, Myriam Combes, Patrick Mone, Vincent Vallet
  • Patent number: 5107507
    Abstract: A circuit for buffering and parity checking digital data communicated between first and second data buses includes a plurality of bidirectional bit buffer circuits. Each of the bidirectional bit buffer circuits includes: a first data path comprising a data receiver, latch, and driver connected in series between the first and second data buses, respectively; a second data path comprising a data receiver, latch and driver connected in series between the second and first data buses, respectively; control mechanisms for controlling the drivers to selectively place the output of the drivers in an active driving or high impedance state; and control mechanisms for controlling the data latches to selectively latch or pass through data. A parity generating circuit is connected at the output of the latch in the first data path of each of the bidirectional bit buffer circuits for generating a parity bit responsive to the data at the output of these latches.
    Type: Grant
    Filed: May 26, 1988
    Date of Patent: April 21, 1992
    Assignee: International Business Machines
    Inventors: Patrick M. Bland, Mark E. Dean, Gene J. Gaudenzi, Kevin G. Kramer, Susan L. Tempest
  • Patent number: 5101256
    Abstract: A method of forming a bipolar transistor is provided, comprising the steps of: providing a semiconductor substrate including a first region of a first conductivity type; forming a layer of insulative material over a surface of the first region; forming a layer of conductive material over the layer of insulative material; patterning the first and second layers to form a generally vertical sidewall bounding an exposed portion of the first region surface; and epitaxially depositing a base region of a second conductivity type over the exposed portion of the first region surface and the sidewall such that the base region is in electrical contact with the second region.
    Type: Grant
    Filed: February 22, 1991
    Date of Patent: March 31, 1992
    Assignee: International Business Machines Corporation
    Inventors: David L. Harame, Johannes M. C. Stork