Patents Represented by Attorney Marie H. MacNichol
  • Patent number: 5369593
    Abstract: An improved system for and method of connecting a hardware modeling element to the pin electronics circuitry of a hardware modeling system, with the improved system having circuitry and structures that will allow it to be connected to a hardware modeling system that is powered, circuitry to indicate to the pin electronics circuitry that the improved system is connected to it, circuitry to identify the hardware modeling element supported by the improved system to the hardware modeling system, circuitry to indicate to the hardware modeling system when the hardware modeling element is initialized so evaluation of it by the hardware modeling system can commence, circuitry to generate selectable supply voltages for the powering the hardware modeling element, and a hardware modeling element connector that will allow the connection of a family of hardware modeling elements to the same connector without the need to change the connector.
    Type: Grant
    Filed: October 18, 1991
    Date of Patent: November 29, 1994
    Assignee: Synopsys Inc.
    Inventors: Mark S. Papamarcos, Andrew J. Read, Wayne P. Heideman, Robert K. Mardjuki, Robert K. Couch, Peter R. Jaeger, William F. Kappauf, Melvin Rudin, Norman F. Kelly, Lawrence C. Widdoes, Jr.
  • Patent number: 5353243
    Abstract: An improved hardware modeling system that is preferably embodied as a stand-alone system for networked connection to one or a variety of host computers that are used to design digital electronics systems, the hardware modeling system having a network interface for communicating between the hardware modeling system and the host computer, a central processing unit for controlling operation of the hardware modeling system, a central timing unit for generating timing signals for use in the operation of the hardware modeling system including the generation of precision clocks, data formatting strobes and sample strobes, an internal pattern bus for transmission of read/write requests from the central processing unit in one operational mode and pattern sequences for stimulation of the hardware modeling element in a second operational mode, a pattern controller for controlling presentation and delivery of the pattern sequences to the pattern bus, a pattern memory connected to the pattern controller for storing stimul
    Type: Grant
    Filed: August 31, 1992
    Date of Patent: October 4, 1994
    Assignee: Synopsys Inc.
    Inventors: Andrew J. Read, Mark S. Papamarcos, Wayne P. Heideman, Robert K. Mardjuki, Robert K. Couch, Peter R. Jaeger, William F. Kappauf, Lawrence C. Widdoes, Jr., Louis K. Scheffer