Abstract: A method for implementing a link level service in a computer network having a first port device and a second port device. Node identification data is stored in the second port device. A physical-layer communications coupling is provided between the first port device and the second port device which may be a point-to-point, loop, or switched circuit connection. The first port device sends a request node identification (RNID) message addressed to the second port device. The second port device creates an accept message and copies stored node identification data into the accept message. The second port device sends the accept message to the first port device.
Type:
Grant
Filed:
January 6, 1999
Date of Patent:
February 12, 2002
Assignee:
McData Corporation
Inventors:
Kenneth J. Fredericks, Michael E. O'Donnell, Joseph C. Elliott
Abstract: The present invention is a fiber channel switch employing a distributed queuing algorithm for interconnecting a plurality of devices (workstations, supercomputer, peripherals) through their associated node ports (N_ports) and employs a fabric having a shared memory coupled to a plurality of fabric ports (F_ports) through a bi-directional bus over which memory addresses, frame data and communications commands are transmitted. Each F_port includes a port controller employing a distributed queuing algorithm associated with a control network for communicating commands between the ports related to when and where frame transfers should be made, wherein the bi-directional bus provides an independent data network for access to the shared memory such that frames can be transferred to and from the shared memory in response to port controller commands.
Abstract: A switch including a plurality of input/output (I/O) ports and a switching element programmably coupling a first of the I/O ports with a second of the I/O ports. An analysis device is associated with the first I/O port measuring at least one data traffic parameter specific to data traffic between the first I/O port and the second I/O port.
Type:
Grant
Filed:
January 12, 1999
Date of Patent:
May 15, 2001
Assignee:
McDATA Corporation
Inventors:
Jeffrey J. Nelson, Michael E. O'Donnell
Abstract: An enhanced DRAM contains embedded row registers in the form of latches. The row registers are adjacent to the DRAM array, and when the DRAM comprises a group of subarrays, the row registers are located between DRAM subarrays. When used as on-chip cache, these registers hold frequently accessed data. This data corresponds to data stored in the DRAM at a particular address. When an address is supplied to the DRAM, it is compared to the address of the data stored in the cache. If the addresses are the same, then the cache data is read at SRAM speeds. The DRAM is decoupled from this read. The DRAM also remains idle during this cache read unless the system opts to precharge or refresh the DRAM. Refresh or precharge occur concurrently with the cache read. If the addresses are not the same, then the DRAM is accessed and the embedded register is reloaded with the data at that new DRAM address.
Type:
Grant
Filed:
June 2, 1995
Date of Patent:
February 24, 1998
Assignee:
Ramtron International Corporation
Inventors:
Ronald H. Sartore, Kenneth J. Mobley, Donald G. Carrigan, Oscar Frederick Jones, Jr.
Abstract: An enhanced dynamic random access memory (DRAM) contains embedded row registers in the form of latches. The row registers are adjacent to the DRAM array, and when the DRAM comprises a group of subarrays, the row registers are located between DRAM subarrays. When used as on-chip cache, these registers hold frequently accessed data. This data corresponds to data stored in the DRAM at a particular address. When an address is supplied to the DRAM, it is compared to the address of the data stored in the cache. If the addresses are the same, then the cache data is read at static random access memory (SRAM) speeds. The DRAM is decoupled from this read. The DRAM also remains idle during this cache read unless the system opts to precharge or refresh the DRAM. Refresh or precharge occur concurrently with the cache read. If the addresses are not the same, then the DRAM is accessed and the embedded register is reloaded with the data at that new DRAM address.
Type:
Grant
Filed:
October 6, 1994
Date of Patent:
December 16, 1997
Assignee:
Ramtron International Corporation
Inventors:
Ronald H. Sartore, Kenneth J. Mobley, Donald G. Carrigan, Oscar Frederick Jones