Patents Represented by Attorney, Agent or Law Firm William D. Sabo
-
Patent number: 6674516Abstract: A predictive method is used to compensate for intermediate batch sensitivities which inevitably occur during resist batch changeover. The compensation is applied to historical dose levels to arrive at a new dose level estimating an optimum dose. When the system discovers that a new batch of resist is loaded to a tool, historical data is used to calculate a reference dose for each tool. A batch factor is continuously calculated and using historical data along with the batch factor, a dose adjustment is made to maintain proper image size.Type: GrantFiled: February 20, 2002Date of Patent: January 6, 2004Assignee: International Business Machines CorporationInventors: Keith J. Machia, Matthew C. Nicholls, Charles J. Parrish, Craig E. Schneider, Charles A. Whiting
-
Patent number: 6674102Abstract: A SiGe bipolar transistor including a semiconductor substrate having a collector and sub-collector region formed therein, wherein the collector and sub-collector are formed between isolation regions that are also present in the substrate is provided. Each isolation region includes a recessed surface and a non-recessed surface which are formed utilizing lithography and etching. A SiGe layer is formed on the substrate as well as the recessed non-recessed surfaces of each isolation region, the SiGe layer includes polycrystalline Si regions and a SiGe base region. A patterned insulator layer is formed on the SiGe base region; and an emitter is formed on the patterned insulator layer and in contact with the SiGe base region through an emitter window opening.Type: GrantFiled: January 25, 2001Date of Patent: January 6, 2004Assignee: International Business Machines CorporationInventors: Douglas Duane Coolbaugh, Mark D. Dupuis, Matthew D. Gallagher, Peter J. Geiss, Brett A. Philips
-
Patent number: 6670228Abstract: A method of forming a poly-poly capacitor, a MOS transistor, and a bipolar transistor simultaneously on a substrate comprising the steps of depositing and patterning a first layer of polysilicon on the substrate to form a first plate electrode of said capacitor and on an electrode of the MOS transistor, and depositing and patterning a second layer of polysilicon on the substrate to form a second plate electrode of said capacitor and an electrode of the bipolar transistor.Type: GrantFiled: January 9, 2003Date of Patent: December 30, 2003Assignee: International Business Machines CorporationInventors: Douglas Duane Coolbaugh, Gregory Gower Freeman, Seshadri Subbanna
-
Patent number: 6670263Abstract: Polysilicon electrical depletion in a polysilicon gate electrode is reduced by depositing the polysilicon under controlled conditions so as to vary the crystal grain size through the thickness of the polysilicon. The resulting structure may have two or more depth-wise contiguous regions of respective crystalline grain size, and the selection of grain size is directed to maximize dopant activation in the polysilicon near the gate dielectric, and to tailor the resistance of the polysilicon above that first region and more distant from the gate dielectric. This method, and the resulting structure, are advantageously employed in forming FETs, and doped polysilicon resistors.Type: GrantFiled: March 10, 2001Date of Patent: December 30, 2003Assignee: International Business Machines CorporationInventors: Arne W. Ballantine, Kevin K. Chan, Jeffrey D. Gilbert, Kevin M. Houlihan, Glen L. Miles, James J. Quinlivan, Samuel C. Ramac, Michael B. Rice, Beth A. Ward
-
Patent number: 6670255Abstract: Disclosed is a method of fabricating a lateral semiconductor device, comprising: providing a substrate, having at least an upper silicon portion forming at least one first dopant type region and at least one second dopant type region in the upper portion of the substrate, at least one of the first dopant type regions abutting at least one of the second dopant type regions and thereby forming at least one PN junction; and forming at least one protective island on a top surface of the upper silicon portion, the protective island extending the length of the PN junction and overlapping a portion of the first dopant type region and a portion of an abutting second dopant type region.Type: GrantFiled: September 27, 2001Date of Patent: December 30, 2003Assignee: International Business Machines CorporationInventors: James W. Adkisson, Jeffrey P. Gambino, Peter B. Gray, Anthony K. Stamper
-
Patent number: 6670283Abstract: Disclosed is a method of fabricating a semiconductor device, comprising: (a) providing a bare semiconductor substrate, the substrate having a frontside and a backside; (b) forming one or more protective films on the backside of the substrate; and (c) performing one or more wafer fabrication steps. Some or all the protective films may be removed and the method repeated multiple times during fabrication of the semiconductor device.Type: GrantFiled: November 20, 2001Date of Patent: December 30, 2003Assignee: International Business Machines CorporationInventors: Faye D. Baker, Casey J. Grant, Mousa H. Ishaq, Joel M. Sharrow, James D. Weil
-
Patent number: 6667136Abstract: A method and structure for a photomask that includes a substrate having a first transmittance, a first pattern to be transferred to a photosensitive layer (the first pattern having a second transmittance lower than the first transmittance) and a second pattern having a third transmittance greater than the second transmittance and less than the first transmittance. The second pattern is adjacent at least a portion of the first pattern, and the substrate and the second pattern transmit light substantially in phase.Type: GrantFiled: July 22, 2002Date of Patent: December 23, 2003Assignee: International Business Machines CorporationInventors: Orest Bula, Daniel C. Cole, Edward W. Conrad, William C. Leipold
-
Patent number: 6667533Abstract: Disclosed is a conductive fuse for a semiconductor device, comprising: a pair of contact portions integrally connected to a fusible portion by connecting portions; the contact portions thicker than the connecting portions and the connecting portions thicker than the fusible portion; a first dielectric under the connecting portions and the fusible portion and extending between the pair of contact portions; and a second dielectric between the first dielectric and the fusible portion, the second dielectric extending between the connecting portions and defining the length of the fusible portion.Type: GrantFiled: March 11, 2002Date of Patent: December 23, 2003Assignee: International Business Machines CorporationInventors: Timothy H. Daubenspeck, Thomas L. McDevitt, William T. Motsiff, Anthony K. Stamper
-
Patent number: 6667207Abstract: Methods of forming front-end-of the line (FEOL) capacitors such as polysilicon-polysilicon capacitors and metal-insulator-silicon capacitors are provided that are capable of incorporating a high-dielectric constant (k of greater than about 8) into the capacitor structure. The inventive methods provide high capacitance/area devices with low series resistance of the top and bottom electrodes for high frequency responses. The inventive methods provide a significant reduction in chip size, especially in analog and mixed-signal applications where large areas of capacitance are used.Type: GrantFiled: September 18, 2002Date of Patent: December 23, 2003Assignee: International Business Machines CorporationInventors: Arne W. Ballantine, Douglas A. Buchanan, Eduard A. Cartier, Douglas D. Coolbaugh, Evgeni P. Gousev, Harald F. Okorn-Schmidt
-
Patent number: 6664581Abstract: A damascene capacitor structure includes a recessed capacitor plate for preventing leakage and dielectric breakdown between the capacitor plates of the capacitor structure on the surface of the trenches and in the bottom corners of the trenches.Type: GrantFiled: March 5, 2003Date of Patent: December 16, 2003Assignee: International Business Machines CorporationInventor: Anthony K. Stamper
-
Patent number: 6664023Abstract: A method for the controlled aging of a photoresist which provides an aged photoresist that has a targeted photospeed which is faster than a conventional unaged photoresist is provided. Specifically, the inventive method includes the step of aging a solution containing at least a photoresist resin composition at a temperature below the thermal decomposition of the photoresist resin composition, but not below 20° C., for a time period that is effective in achieving a targeted photospeed which is faster than a photospeed of an unaged photoresist.Type: GrantFiled: March 13, 2001Date of Patent: December 16, 2003Assignee: International Business Machines CorporationInventors: Laird MacDowell, Erik Puttlitz
-
Patent number: 6660596Abstract: A double gated silicon-on-insulator (SOI) MOSFET is fabricated by using a mandrel shallow trench isolation formation process, followed by a damascene gate. The double gated MOSFET features narrow diffusion lines defined sublithographically or lithographically and shrunk, damascene process defined by an STI-like mandrel process. The double gated SOI MOSFET increases current drive per layout width and provides low out conductance.Type: GrantFiled: July 2, 2002Date of Patent: December 9, 2003Assignee: International Business Machines CorporationInventors: James W. Adkisson, John A. Bracchitta, John J. Ellis-Monaghan, Jerome B. Lasky, Effendi Leobandung, Kirk D. Peterson, Jed H. Rankin
-
Patent number: 6661106Abstract: The present invention relates to an alignment mark structure for laser fusing. An alignment mark structure is formed which is comprised of image elements that are placed on different film layers in a semiconductor device. Alignment is accomplished by examining the difference in reflected energy of a laser beam as the beam traverses the alignment mark structure. By forming the alignment mark structure such that it has elements on different film layers, the reflected energy can be modulated to avoid the situation in which no difference in reflected energy is found, which would make the alignment mark invisible to the laser fusing tool. A method of applying the alignment mark structure is also disclosed.Type: GrantFiled: August 13, 2002Date of Patent: December 9, 2003Assignee: International Business Machines CorporationInventors: Richard A. Gilmour, William A. Klaasen, William T. Motsiff
-
Patent number: 6657259Abstract: The present invention provides FinFETs on the same substrate utilizing various crystal planes for FET current channels in order to optimize mobility and/or to reduce mobility. An embodiment of the present invention provides a substrate having a surface oriented on a first crystal plane that enables subsequent crystal planes for channels to be utilized. A first transistor is also provided having a first fin body. The first fin body has a sidewall forming a first channel, the sidewall oriented on a second crystal plane to provide a first carrier mobility. A second transistor is also provided having a second fin body. The second fin body has a sidewall forming a second channel, the sidewall oriented on a third crystal plane to provide a second carrier mobility that is different from the first carrier mobility.Type: GrantFiled: December 4, 2001Date of Patent: December 2, 2003Assignee: International Business Machines CorporationInventors: David M. Fried, Edward J. Nowak
-
Patent number: 6656815Abstract: A method of forming a BiCMOS device having a deep subcollector region and self-aligned alignment marks is provided. The inventive method includes the steps of: (a) lithographically forming a first patterned layer comprising a thick dielectric material on a surface of a material stack formed on a semiconductor substrate, the first patterned layer including at least one opening therein and the semiconductor substrate having at least an alignment area; (b) performing a high-energy/high-dose implant through the at least one opening and the material stack so as to form at least one deep subcollector region in the semiconductor substrate; (c) lithographically forming a second patterned layer (photoresist or dielectric) predominately outside the first patterned layer in the alignment area; and (d) etching through the material stack to form alignment marks in the underlying semiconductor substrate using the first patterned layer as an alignment mark mask.Type: GrantFiled: April 4, 2001Date of Patent: December 2, 2003Assignee: International Business Machines CorporationInventors: Douglas D. Coolbaugh, Louis D. Lanzerotti, John C. Malinowski
-
Patent number: 6657252Abstract: The present invention provides a device design and method for forming the same that results in Fin Field Effect Transistors having Non-Volatile Random Access Memory (NVRAM) capability. NVRAM capability arises from the presence of double floating gates arranged on and insulated from a semiconductor fin body, and a control gate arranged on and insulated from the double floating gates.Type: GrantFiled: March 19, 2002Date of Patent: December 2, 2003Assignee: International Business Machines CorporationInventors: David M. Fried, Chung Hon Lam, Edward J. Nowak
-
Patent number: 6653737Abstract: An interconnection structure preferably including one or more conductors that have a central region filled with an insulator, and a method of fabricating such an interconnection structure for preferably making an electrical connection to the conductor(s). The method preferably includes the steps of depositing and patterning a first insulator over a substrate to form an aperture opening to the substrate; depositing and polishing a first conductor to leave the first conductor in the aperture; depositing and patterning a second insulator to form an opening through the second insulator and a recess in the aperture; depositing one or more second conductors to line the opening and the recess, and to form a central region of the interconnection structure; depositing a third insulator to at least partially fill the central region; and making an electrical connection to the second conductor(s).Type: GrantFiled: May 31, 2002Date of Patent: November 25, 2003Assignee: International Business Machines CorporationInventors: David V. Horak, William A. Klaasen, Thomas L. McDevitt, Mark P. Murray, Anthony K. Stamper
-
Patent number: 6654488Abstract: Fill pattern inspection system and method where the fill patterns are inspected to a different criteria than the primary pattern or not inspected at all. The fill pattern images are marked such that they may be identified by easily recognizable shapes or designations to avoid unnecessary inspections and repairs in the fill areas. Alternatively, subresolution markers are placed in an image data for locating fill pattern areas. A software tool is also programmed to automatically detect the subresolution markers during inspection and to inspect the regions on a plate which correspond to the subresolution markers in the image data at a different level of criteria than one which is employed for primary pattern inspection.Type: GrantFiled: July 1, 1999Date of Patent: November 25, 2003Assignee: International Business Machines CorporationInventors: J. Richard Behun, Jacek G. Smolinski
-
Patent number: 6653710Abstract: Thermal degradation of a low-k organic dielectric material is avoided or limited in the proximity of a heat source such as a fusible element by overlaying the low-k material with a thermally conductive material and providing a low thermal resistance path from the thermally conductive material, possibly having a low modulus of elasticity, to a heat sink. The thermally conductive material thus provides crack-stop protection for further layers of an integrated circuit or interconnect structure above the fusible element by mechanical, chemical and thermal encapsulation of the heat source and low-k material.Type: GrantFiled: February 16, 2001Date of Patent: November 25, 2003Assignee: International Business Machines CorporationInventors: James W. Adkisson, Edward Maciejewski, Peter Smeys, Anthony K. Stamper
-
Patent number: 6649429Abstract: A method is presented for measuring and monitoring the mechanical stress at the device level which occurs intrinsically during the fabrication process or which is induced via extrinsic means. The method applies the fact that the current-voltage (I-V) characteristics of a diode change as the diode is subjected to mechanical stress. The method is applicable to monitoring stress at the microscopic and device levels at various stages in the semiconductor wafer fabrication process. Apparatus for implementing the method is also presented.Type: GrantFiled: July 11, 2002Date of Patent: November 18, 2003Assignee: International Business Machines CorporationInventors: Edward D. Adams, Arne W. Ballantine, Richard S. Kontra, Alain Loiseau, James A. Slinkman