Patents Assigned to EverSpin Technologies, Inc.
-
Publication number: 20220149271Abstract: An integrated circuit (IC) device includes a logic portion including logic circuits in multiple vertically stacked metal layers interconnected by one or more via layers, and a memory portion with a plurality of magnetoresistive devices. Each magnetoresistive device is provided in a single metal layer of the multiple vertically stacked metal layers of the IC device.Type: ApplicationFiled: November 23, 2021Publication date: May 12, 2022Applicant: Everspin Technologies, Inc.Inventors: Sanjeev AGGARWAL, Kerry Joseph NAGEL
-
Publication number: 20220139488Abstract: The present disclosure is drawn to, among other things, a method of managing a memory device. In some aspects, the method includes determining whether a first address for a page in a first memory region is mapped in a map table, setting a target address as a second address identified in the map table as being mapped to the first address, setting the target address as the first address, determining a number of bits that fail in each word of a plurality of first-layer error correction code (ECC) words for the target address, and adding the target address to the map table, writing-back contents from the target address to a repair address in the first memory region, and updating the map table by mapping the target address to the repair address.Type: ApplicationFiled: October 27, 2021Publication date: May 5, 2022Applicant: Everspin Technologies, Inc.Inventors: Syed M. ALAM, Jason JANESKY, Han Kyu LEE, Hamid ALMASI, Pedro SANCHEZ, Cristian P. MASGRAS, Iftekhar RAHMAN, Sumio IKEGAWA, Sanjeev AGGARWAL, Dimitri HOUSSAMEDDINE, Frederick Charles NEUMEYER
-
Patent number: 11264564Abstract: A magnetoresistive device may include one or more electrodes or electrically conductive lines and a fixed region and a free region disposed between the electrodes or electrically conductive lines. The fixed region may have a fixed magnetic state and the free region may be configured to have a first magnetic state and a second magnetic state. The free region may store a first value when in the first magnetic state and store a second value when in the second magnetic state. The magnetoresistive device may further include a dielectric layer between the free region and the fixed region and a spin-Hall (SH) material proximate to at least a portion of the free region. An insertion layer may be disposed between the SH material and the free region.Type: GrantFiled: February 6, 2020Date of Patent: March 1, 2022Assignee: Everspin Technologies, Inc.Inventors: Sumio Ikegawa, Hamid Almasi, Shimon, Kerry Nagel, Han Kyu Lee
-
Publication number: 20220059755Abstract: A magnetoresistive device comprises a fixed magnetic region positioned on or over a first electrically conductive region, an intermediate layer positioned on or over the fixed magnetic region, a free magnetic region positioned on or over the intermediate layer, and a metal insertion substance positioned in contact with the free magnetic region, wherein the metal insertion substance includes one or more transition metal elements.Type: ApplicationFiled: November 8, 2021Publication date: February 24, 2022Applicant: Everspin Technologies, Inc.Inventor: Sumio IKEGAWA
-
Publication number: 20220045269Abstract: A method of manufacturing a magnetoresistive stack/structure comprising (a) etching through a second magnetic region to (i) provide sidewalls of the second magnetic region and (ii) expose a surface of a dielectric layer, (b) depositing a first encapsulation layer on the sidewalls of the second magnetic region and over a surface of the dielectric layer, (c) thereafter: (i) etching the first encapsulation layer which is disposed over the dielectric layer using a first etch process, and (ii) etching re-deposited material using a second etch process, wherein, after such etching, a portion of the first encapsulation layer remains on the sidewalls of the second magnetic region, (d) etching (i) through the dielectric layer to form a tunnel barrier and provide sidewalls thereof and (ii) etching the first magnetic region to provide sidewalls thereof, and (e) depositing a second encapsulation layer on the sidewalls of the tunnel barrier and first magnetic region.Type: ApplicationFiled: October 26, 2021Publication date: February 10, 2022Applicant: Everspin Technologies, Inc.Inventors: Sarin A. DESHPANDE, Kerry Joseph NAGEL, Chaitanya MUDIVARTHI, Sanjeev AGGARWAL
-
Publication number: 20210408371Abstract: A magnetoresistive structure having two dielectric layers, and method of manufacturing same, includes a free magnetic layer positioned between the two dielectric layers. The method of manufacture comprises at least two etch processes and at least one encapsulation process interposed therebetween wherein the encapsulation is formed on sidewalls of the partially formed magnetoresistive stack between etch processes. For example, an exemplary method of manufacturing a magnetoresistive device includes etching through a second electrode, second dielectric layer and free magnetic layer to provide a sidewall of (i) an unpinned synthetic antiferromagnetic structure, (ii) a second dielectric layer and (iii) a free magnetic layer; thereafter, forming an encapsulation material on the sidewall of the unpinned synthetic antiferromagnetic structure, second dielectric layer and free magnetic layer, and after forming the encapsulation material, etching through a first dielectric layer.Type: ApplicationFiled: September 8, 2021Publication date: December 30, 2021Applicant: Everspin Technologies, Inc.Inventors: Sanjeev AGGARWAL, Kerry NAGEL, Jason JANESKY
-
Patent number: 11211553Abstract: An integrated circuit (IC) device includes a logic portion including logic circuits in multiple vertically stacked metal layers interconnected by one or more via layers, and a memory portion with a plurality of magnetoresistive devices. Each magnetoresistive device is provided in a single metal layer of the multiple vertically stacked metal layers of the IC device.Type: GrantFiled: September 17, 2019Date of Patent: December 28, 2021Assignee: Everspin Technologies, Inc.Inventors: Sanjeev Aggarwal, Kerry Joseph Nagel
-
Publication number: 20210384415Abstract: Aspects of the present disclosure are directed to magnetoresistive stacks including regions having increased height-to-diameter ratios. Exemplary magnetoresistive stacks—for example, used in a magnetic tunnel junction (MTJ) magnetoresistive device—of the present disclosure include one or more multilayer synthetic antiferromagnetic structures—SAFs—or synthetic ferromagnetic structures—SyFs—(A) in order to promote stability of the SAF or SyF, e.g., for smaller-sized MTJs (200).Type: ApplicationFiled: October 17, 2019Publication date: December 9, 2021Applicant: Everspin Technologies, Inc.Inventor: Jijun SUN
-
Publication number: 20210375342Abstract: Aspects of the present disclosure are directed to magnetic tunnel junction (MTJ) structures comprising multiple MTJ bits connected in series. For example, a magnetic tunnel junction (MTJ) stack according to the present disclosure may include at least a first MTJ bit and a second MTJ bit stacked above the first MTJ bit, and a resistance state of the MTJ stack may be read by passing a single read current through both the first MTJ bit and the second MTJ bit.Type: ApplicationFiled: June 27, 2019Publication date: December 2, 2021Applicant: Everspin Technologies, Inc.Inventors: Jijun SUN, Frederick MANCOFF, Jason JANESKY, Kevin CONLEY, Lu HUI, Sumio IKEGAWA
-
Patent number: 11189785Abstract: A method of manufacturing a magnetoresistive stack/structure comprising (a) etching through a second magnetic region to (i) provide sidewalls of the second magnetic region and (ii) expose a surface of a dielectric layer, (b) depositing a first encapsulation layer on the sidewalls of the second magnetic region and over a surface of the dielectric layer. (c) thereafter: (i) etching the first encapsulation layer which is disposed over the dielectric layer using a first etch process, and (ii) etching re-deposited material using a second etch process, wherein, after such etching, a portion of the first encapsulation layer remains on the sidewalls of the second magnetic region, (d) etching (i) through the dielectric layer to form a tunnel barrier and provide sidewalls thereof and (ii) etching the first magnetic region to provide sidewalls thereof, and (e) depositing a second encapsulation layer on the sidewalls of the tunnel barrier and first magnetic region.Type: GrantFiled: April 10, 2020Date of Patent: November 30, 2021Assignee: Everspin Technologies, Inc.Inventors: Sarin A. Deshpande, Kerry Joseph Nagel, Chaitanya Mudivarthi, Sanjeev Aggarwal
-
Patent number: 11189781Abstract: A magnetoresistive device comprises a fixed magnetic region positioned on or over a first electrically conductive region, an intermediate layer positioned on or over the fixed magnetic region, a free magnetic region positioned on or over the intermediate layer, and a metal insertion substance positioned in contact with the free magnetic region, wherein the metal insertion substance includes one or more transition metal elements.Type: GrantFiled: July 9, 2018Date of Patent: November 30, 2021Assignee: Everspin Technologies, Inc.Inventor: Sumio Ikegawa
-
Publication number: 20210359201Abstract: A magnetoresistive stack includes a fixed magnetic region, one or more dielectric layers disposed on and in contact with the fixed magnetic region, and a free magnetic region disposed above the one or mom dielectric layers. The fixed magnetic region may include a first ferromagnetic region, a coupling layer, a second ferromagnetic region, a transition layer disposed, a reference layer, and at least one interfacial layer disposed above the second ferromagnetic region. Another interfacial layer may be disposed between the one or more dielectric layers and the free magnetic region.Type: ApplicationFiled: October 29, 2019Publication date: November 18, 2021Applicant: Everspin Technologies, Inc.Inventors: Jijun SUN, Han-Jong CHIA, Sarin DESHPANDE, Ahmet DEMIRAY
-
Patent number: 11176974Abstract: In some examples, a memory device may have at least a first and a second memory array. In some cases, a portion of the bit cells of the first memory array may be coupled to first PMOS-follower circuitry and to second PMOS-follower circuitry. A portions of the bit cells of the second memory array may also be coupled to the second PMOS-follower circuitry and to third PMOS-follower circuitry. Additionally, in some cases, the portion of bit cells of both the first memory array and the second memory array may be coupled to shared preamplifier circuitry.Type: GrantFiled: July 22, 2019Date of Patent: November 16, 2021Assignee: Everspin Technologies Inc.Inventors: Syed M. Alam, Thomas S. Andre
-
Publication number: 20210343936Abstract: A method of fabricating a magnetoresistive device may comprise forming an electrically conductive region and forming a first seed region on one side of the electrically conductive region. A surface of the first seed region may be treated by exposing the surface to a gas. A second seed region may be formed on the treated surface of the first seed region. The method may also comprise forming a magnetically fixed region on one side of the second seed region.Type: ApplicationFiled: August 22, 2019Publication date: November 4, 2021Applicant: Everspin Technologies, Inc.Inventor: Jijun SUN
-
Publication number: 20210328138Abstract: Fabrication of a magnetic memory element, including a via (125) in an interlevel dielectric layer (120), providing an electrical connection between an underlying metal region (110) and a magnetoresistive stack device, such as a magnetic tunnel junction (150), involves forming a transition metal layer (130) in the via by atomic layer deposition. The via optionally includes a tantalum-rich layer (140) above, and/or a cap layer (115) below, the transition metal layer, and may have a diameter less than or equal than a diameter of the magnetoresistive stack device.Type: ApplicationFiled: August 22, 2019Publication date: October 21, 2021Applicant: Everspin Technologies, Inc.Inventors: Sanjeev AGGARWAL, Sarin DESHPANDE, Kerry NAGEL, Santosh KARRE
-
Patent number: 11150275Abstract: A sensing apparatus for characterizing current flow through a conductor includes a plurality of magnetic sensors. In some embodiments, the sensors are grouped in pairs to achieve common mode rejection of signals generated in response to magnetic fields not resulting from current flow through the conductor. Sensors having different levels of sensitivity are used to collect information regarding the magnetic field generated by the current flowing through the conductor, where such information is processed in order to characterize the magnetic field. In some cases the sensors are included on or in flexible material that can be wrapped around the conductor.Type: GrantFiled: November 13, 2019Date of Patent: October 19, 2021Assignee: Everspin Technologies, Inc.Inventors: Angelo Ugge, Markus Schwickert, David Hayner
-
Patent number: 11139429Abstract: A magnetoresistive structure having two dielectric layers, and method of manufacturing same, includes a free magnetic layer positioned between the two dielectric layers. The method of manufacture comprises at least two etch processes and at least one encapsulation process interposed therebetween wherein the encapsulation is formed on sidewalls of the partially formed magnetoresistive stack between etch processes. For example, an exemplary method of manufacturing a magnetoresistive device includes etching through a second electrode, second dielectric layer and free magnetic layer to provide a sidewall of (i) an unpinned synthetic antiferromagnetic structure, (ii) a second dielectric layer and (iii) a free magnetic layer; thereafter, forming an encapsulation material on the sidewall of the unpinned synthetic antiferromagnetic structure, second dielectric layer and free magnetic layer, and after forming the encapsulation material, etching through a first dielectric layer.Type: GrantFiled: February 19, 2020Date of Patent: October 5, 2021Assignee: Everspin Technologies, Inc.Inventors: Sanjeev Aggarwal, Kerry Nagel, Jason Janesky
-
Patent number: 11127896Abstract: The present disclosure is drawn to, among other things, a magnetoresistive memory. The magnetoresistive memory comprises a plurality of magnetoresistive memory devices, wherein each magnetoresistive memory device includes a fixed magnetic region, a free magnetic region, and an intermediate region disposed in between the fixed and free magnetic regions. The magnetoresistive memory further comprises a first conductor extending adjacent each magnetoresistive memory device of the plurality of magnetoresistive devices, wherein the first conductor is in electrical contact with the free magnetic region of each magnetoresistive memory device.Type: GrantFiled: January 18, 2019Date of Patent: September 21, 2021Assignee: Everspin Technologies, Inc.Inventors: Syed M. Alam, Thomas Andre, Frederick Mancoff, Sumio Ikegawa
-
Publication number: 20210288245Abstract: A magnetoresistive device includes a magnetically fixed region and a magnetically free region positioned on opposite sides of a tunnel barrier region. One or more transition regions, including at least a first transition region and second transition region, is positioned between the magnetically fixed region and the tunnel barrier region. The first transition region includes a non-ferromagnetic transition metal and the second transition region includes an alloy including iron and boron.Type: ApplicationFiled: July 29, 2019Publication date: September 16, 2021Applicant: Everspin Technologies, Inc.Inventors: Renu WHIG, Sumio IKEGAWA, Jon SLAUGHTER, Michael TRAN, Jacob Wang CHENCHEN, Ganesh Kolliyil RAJAN
-
Publication number: 20210280778Abstract: A method of manufacturing one or more interconnects to magnetoresistive structure comprising (i) depositing a first conductive material in a via; (2) etching the first conductive material wherein, after etching the first conductive material a portion of the first conductive material remains in the via, (3) partially filling the via by depositing a second conductive material in the via and directly on the first conductive material in the via; (4) depositing a first electrode material in the via and directly on the second conductive material in the via; (5) polishing a first surface of the first electrode material wherein, after polishing, the first electrode material is (i) on the second conductive material in the via and (ii) over the portion of the first conductive material remaining in the via; and (6) forming a magnetoresistive structure over the first electrode material.Type: ApplicationFiled: May 11, 2021Publication date: September 9, 2021Applicant: Everspin Technologies, Inc.Inventors: Kerry Joseph NAGEL, Kenneth SMITH, Moazzem HOSSAIN, Sanjeev AGGARWAL