Abstract: A circuit element that includes a ferroelectric device connected to a substrate device. The circuit element is constructed by fabricating the substrate device in a semiconductor substrate and depositing a dielectric layer over the semiconductor substrate. A via is then etched in the dielectric layer to provide access to the substrate device and filled with copper or tungsten. A layer of a conducting metallic oxide is then deposited on the conducting plug, and a layer of ferroelectric material is deposited on the layer of conducting metal oxide. The layer of conducting metallic oxide is deposited at a temperature below 450° C., preferably at room temperature.
Abstract: A circuit element that includes a ferroelectric device connected to a substrate device. The circuit element is constructed by fabricating the substrate device in a semiconductor substrate and depositing a dielectric layer over the semiconductor substrate. A via is then etched in the dielectric layer to provide access to the substrate device and filled with copper or tungsten. A layer of a conducting metallic oxide is then deposited on the conducting plug, and a layer of ferroelectric material is deposited on the layer of conducting metal oxide. The layer of conducting metallic oxide is deposited at a temperature below 450° C., preferably at room temperature.
Abstract: A memory having a two-dimensional array of memory cells organized as a plurality of rows and columns. The memory includes spare rows and columns. A controller in the memory tests the memory at power up and determines if any of the rows or columns are defective. A defective row or column is re-mapped to one of the spare rows or columns, respectively. Data specifying the re-mapping is stored in a separate re-mapping address decode circuit. When an address specifying a memory cell is received by the memory, a conventional address decode circuit decodes the address at the same time the re-mapping decoder searches for a match to the address. If the re-mapping decoder finds the address, it inhibits the conventional decoder and supplies the appropriate column or row select signals. The re-mapping decoder is preferably constructed from a content-addressable memory.
Abstract: A memory organized as a two-dimensional array of data storage cells having a plurality of rows and columns. Each data storage cell has first, second, third, and fourth terminals, each data storage cell sinking a current between the first and second terminals indicative of a charge stored therein when the third terminal is at a first potential. The memory has a plurality of bit lines, one corresponding to each column. The first terminal of each data storage cell in each column is connected to the bit line corresponding to that column when the third terminal is at the first potential and each data storage cell is disconnected from that bit line when the third terminal is at a second potential. The memory also includes a plurality of column select lines and row select lines. There is one column select line corresponding to each column and one additional column select line adjacent to either the first or last column.