Patents Examined by Abul Kalam
-
Patent number: 10916542Abstract: A method includes forming an isolation region extending into a semiconductor substrate, etching a top portion of the isolation region to form a recess in the isolation region, and forming a gate stack extending into the recess and overlapping a lower portion of the isolation region. A source region and a drain region are formed on opposite sides of the gate stack. The gate stack, the source region, and the drain region are parts of a Metal-Oxide-Semiconductor (MOS) device.Type: GrantFiled: March 4, 2016Date of Patent: February 9, 2021Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Yi-huan Chen, Kong-Beng Thei, Fu-Jier Fan, Ker-Hsiao Huo, Kau-Chu Lin, Li-Hsuan Yeh, Szu-Hsien Liu, Yi-Sheng Chen
-
Patent number: 10910431Abstract: An imager having a pixel cell having an associated strained silicon layer. The strained silicon layer increases charge transfer efficiency, decreases image lag, and improves blue response in imaging devices.Type: GrantFiled: October 16, 2018Date of Patent: February 2, 2021Assignee: Micron Technology, Inc.Inventor: Chandra Mouli
-
Patent number: 10897010Abstract: A mask frame assembly manufactured via an extension-welding process on a stage, the mask frame assembly includes: a mask frame disposed on a stage, the mask frame including a first frame and a second frame having a first length, and a third frame and a fourth frame having a second length, the second length less than the first length. The mask frame assembly also includes a mask having respective ends welded and combined onto the first frame and the second frame. The first frame and the second frame include a slot disposed toward the stage, and at least portions of the first frame and the second frame corresponding to the slot are not in contact with the stage. The third frame and the fourth frame and the stage are in contact with the stage.Type: GrantFiled: December 26, 2017Date of Patent: January 19, 2021Assignee: Samsung Display Co., Ltd.Inventors: Junho Jo, Euigyu Kim
-
Patent number: 10892266Abstract: A nonvolatile memory structure includes a substrate, a select transistor, and a floating-gate transistor. The substrate includes an oxide defined (OD) region and an erase region. The select transistor is disposed on the OD region, and the floating-gate transistor is disposed on the OD region between the select transistor and the erase region, wherein the floating gate has an extended portion capacitively coupled to the erase region, and the extended portion has an extending direction parallel to a first direction. The OD region further has an addition region protruding in a second direction and partially overlapped with the floating gate, in which the second direction is vertical to the first direction.Type: GrantFiled: September 6, 2018Date of Patent: January 12, 2021Assignee: eMemory Technology Inc.Inventor: Wein-Town Sun
-
Patent number: 10883680Abstract: A light-emitting module includes: a package substrate that is provided with a recessed portion having an opening at an upper surface thereof; a light-emitting device that is housed in the recessed portion; a window member that is provided on the upper surface such that the window member covers the opening; and a sealing portion that bonds the package substrate and the window member. The window member includes a lens portion facing the light-emitting device and a flange portion that projects from the lens portion and bonds to the sealing portion. The lens portion and the flange portion are formed of the same glass material.Type: GrantFiled: March 5, 2018Date of Patent: January 5, 2021Assignee: NIKKISO CO., LTD.Inventors: Hidenori Konagayoshi, Nobuhiro Torii, Tetsumi Ochi, Hiroki Kiuchi
-
Patent number: 10886325Abstract: Focal plane arrays and infrared detector device having a transparent common ground structure and methods of their fabrication are disclosed. In one embodiment, a front-side illuminated infrared detector device includes a contact layer and a detector structure adjacent to the contact layer. The detector structure is capable of absorbing radiation. The front-side illuminated infrared detector device further includes a common ground structure adjacent the detector structure, wherein the common ground structure is transmissive to radiation having a wavelength in a predetermined spectral band, and the common ground structure has a bandgap that is wider than a bandgap of the detector structure. The front-side illuminated infrared detector device further includes an optical layer adjacent the common ground structure.Type: GrantFiled: May 4, 2018Date of Patent: January 5, 2021Assignee: L3 CINCINNATI ELECTRONICS CORPORATIONInventors: Yajun Wei, Steven Allen, Michael Garter, Mark Greiner, David Forrai, Darrel Endres, Robert Jones
-
Patent number: 10879354Abstract: A semiconductor device includes a semiconductor substrate, a dielectric feature and an epitaxy feature. The epitaxy feature is on the semiconductor substrate. The epitaxy feature has a top central portion and a corner portion. The dielectric feature is closer to the corner portion than the top central portion, and the corner portion has an impurity concentration higher than that of the top central portion.Type: GrantFiled: April 24, 2017Date of Patent: December 29, 2020Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventors: Chii-Ming Wu, Cheng-Ta Wu
-
Patent number: 10872980Abstract: A semiconductor device includes a substrate, an inter-layer dielectric layer, a contact plug, and a contact hole liner. The substrate has a source/drain region. The inter-layer dielectric layer is over the substrate and has a contact hole therein. The contact plug is electrically connected to the source/drain region through the contact hole of the inter-layer dielectric layer. The contact hole liner extends between the contact plug and a sidewall of a first portion of the contact hole. The contact hole liner terminates prior to reaching a second portion of the contact hole. The first portion is between the second portion and the source/drain region.Type: GrantFiled: April 25, 2017Date of Patent: December 22, 2020Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventors: Wen-Che Tsai, Min-Yann Hsieh, Hua-Feng Chen, Kuo-Hua Pan
-
Patent number: 10872968Abstract: A semiconductor device including a first fin field effect transistor and a second fin field effect transistor is provided. The first fin field effect transistor includes a first semiconductor channel, a first gate overlapped with the first semiconductor channel, a first dielectric layer disposed between the first semiconductor channel and the first gate, and a pair of first spacers disposed on sidewalls of the first gate. The second fin field effect transistor includes a second semiconductor channel, a second gate overlapped with the second semiconductor channel, a second dielectric layer disposed between the second semiconductor channel and the second gate, and a pair of second spacers. The second dielectric layer further extends between the second gate and the pair of second spacers, the first dielectric layer is thinner than the second dielectric layer, and a width of the first gate is smaller than that of the second gate.Type: GrantFiled: April 23, 2018Date of Patent: December 22, 2020Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Che-Cheng Chang, Chih-Han Lin, Horng-Huei Tseng
-
Patent number: 10867852Abstract: Provided is a semiconductor device including a substrate, a gate structure, a dielectric layer, an etch stop layer, and an adhesion layer. The gate structure is formed over the substrate. The dielectric layer is formed aside the gate structure. The adhesion layer overlays a top surface of the gate structure and extends to a first top surface of the dielectric layer. The etch stop layer is over the adhesion layer and in contact with a second top surface of the dielectric layer.Type: GrantFiled: December 15, 2015Date of Patent: December 15, 2020Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Chi-Ruei Yeh, Wen-Hsin Chan, Kang-Min Kuo
-
Patent number: 10862075Abstract: A manufacturing method for an EL device including a mother substrate and a layered body including a light emitting element, the method includes irradiating a laser beams to peel the mother substrate and the layered body from each other, wherein the mother substrate and the layered body contact with each other via a resin layer of the layered body, a protection material is formed on a face of the layered body, the face of the layered body not contacting with the mother substrate, the irradiating includes irradiating a first laser beam and a second laser beam after the first laser beam, and an absorption rate of the second laser beam irradiation by the resin layer is greater than an absorption rate of the second laser beam irradiation by the protection material.Type: GrantFiled: March 30, 2017Date of Patent: December 8, 2020Assignee: SHARP KABUSHIKI KAISHAInventors: Katsuyuki Suga, Yuki Yasuda
-
Patent number: 10861949Abstract: A thin film transistor includes a gate electrode, a semiconductor layer, and source and drain electrodes contacting the semiconductor layer. The source and drain electrodes include a metal oxide having a crystal size in a c-axis direction Lc(002) that ranges from 67 ? or more to 144 ? or less.Type: GrantFiled: November 16, 2018Date of Patent: December 8, 2020Assignee: Samsung Display Co., Ltd.Inventors: Chan Woo Yang, Hyune Ok Shin, Chang Oh Jeong, Su Kyoung Yang, Dong Min Lee
-
Patent number: 10862013Abstract: A high-brightness vertical light emitting diode (LED) device includes an outwardly located metal electrode having a low illumination side and a high illumination side. The LED device is formed by: forming the metal electrode on an edge of a surface of a LED epitaxy structure using a deposition method, such as physical vapor deposition (PVD), chemical vapor deposition (CVD), evaporation, electro-plating, or any combination thereof; and then performing a packaging process. The composition of the LED may be a nitride, a phosphide or an arsenide. The LED has the following advantages: improving current spreading performance, reducing light-absorption of the metal electrode, increasing brightness, increasing efficiency, and thereby improving energy efficiency. The metal electrode is located on the edge of the device and on the light emitting side. The metal electrode has two side walls, among which one side wall can receive more emission light from the device in comparison with the other one.Type: GrantFiled: April 24, 2013Date of Patent: December 8, 2020Assignee: SemiLEDs Optoelectronics Co., Co., Ltd.Inventors: Wen-Huang Liu, Li-Wei Shan, Chen-Fu Chu
-
Patent number: 10854467Abstract: A semiconductor device and fabrication method thereof are provided. The fabrication method include: providing a to-be-etched material layer; forming a plurality of discrete sacrificial layers on the to-be-etched material layer; forming first initial spacers on sidewalls of each sacrificial layer, where each first initial spacer includes a first bottom region and a first top region on the first bottom region; removing the sacrificial layers; removing the first bottom region of the first initial spacer to form a first spacer from the first top region; forming second spacers on sidewalls of each first spacer; removing the first spacer; and etching the to-be-etched material layer by using the second spacers as an etch mask.Type: GrantFiled: August 7, 2018Date of Patent: December 1, 2020Assignees: Semiconductor Manufacturing International (Shanghai) Corporation, Semiconductor Manufacturing International (Beijing) CorporationInventors: Hai Yang Zhang, Yan Wang, Xin Jiang
-
Patent number: 10854769Abstract: Disclosed is an active photonic device having a Darlington configuration with a substrate and a collector layer that is over the substrate. The collector layer includes an inner collector region. An outer collector region substantially surrounds the inner collector region and is spaced apart from the inner collector region. A base layer is over the collector layer. A first outer base region and a second outer base region substantially surround the inner base region and are spaced apart from the inner base region and each other. An emitter layer is over the base layer. The emitter layer includes an inner emitter region that is ring-shaped and resides over and extends substantially around an outer periphery of the inner base region. A first outer emitter region and a second outer emitter region substantially surround the inner emitter region and are spaced apart from the inner emitter region and each other.Type: GrantFiled: October 23, 2018Date of Patent: December 1, 2020Assignee: Qorvo US, Inc.Inventor: Kevin Wesley Kobayashi
-
Patent number: 10847534Abstract: Embodiments of staircase structures for three-dimensional (3D) memory devices double-sided routing are disclosed. In an example, a 3D memory device includes a substrate, a memory stack disposed above the substrate and including conductor/dielectric layer pairs stacked alternatingly, and an array of memory strings each extending vertically through an inner region of the memory stack. An outer region of the memory stack includes a first staircase structure disposed on the substrate and a second staircase structure disposed above the first staircase structure. First edges of the conductor/dielectric layer pairs in the first staircase structure along a vertical direction away from the substrate are staggered laterally away from the array of memory strings. Second edges of the conductor/dielectric layer pairs in the second staircase structure along the vertical direction away from the substrate are staggered laterally toward the array of memory strings.Type: GrantFiled: September 22, 2018Date of Patent: November 24, 2020Assignee: YANGTZE MEMORY TECHNOLOGIES CO., LTD.Inventor: Shao-Fu Sanford Chu
-
Patent number: 10847551Abstract: A thin film transistor substrate includes a substrate; a first thin film transistor on the substrate and including a polycrystalline semiconductor layer, a first gate electrode on the polycrystalline semiconductor layer, a first source electrode, and a first drain electrode; a second thin film transistor on the substrate and including a second gate electrode, an oxide semiconductor layer on the second gate electrode, a second source electrode, and a second drain electrode; an intermediate insulating layer on the first gate electrode and the second gate electrode and under the oxide semiconductor layer; and a dummy layer between the first source electrode and the intermediate insulating layer and between the first drain electrode and the intermediate insulating layer, wherein the dummy layer is formed of a same material as the oxide semiconductor layer.Type: GrantFiled: July 27, 2018Date of Patent: November 24, 2020Assignee: LG Display Co., Ltd.Inventors: Hyunsoo Shin, Uijin Chung
-
Patent number: 10847686Abstract: A method of producing optoelectronic components includes providing a carrier; arranging optoelectronic semiconductor chips on the carrier; forming a conversion layer for radiation conversion on the carrier, wherein the optoelectronic semiconductor chips are surrounded by the conversion layer; and carrying out a singulation process to form separate optoelectronic components, wherein at least the conversion layer is severed.Type: GrantFiled: March 3, 2015Date of Patent: November 24, 2020Assignee: OSRAM OLED GmbHInventors: Martin Brandl, Tobias Gebuhr, Thomas Schwarz
-
Patent number: 10842016Abstract: A compact and efficient LED array lighting component comprising a circuit board with an array of LED chips mounted on it and electrically interconnected. A plurality of primary lenses is included, each of which is formed directly over each LED chip and/or a sub-group of the LED chips. A heat sink is included with the circuit board mounted to the heat sink so that heat from the LED chips spreads into the heat sink. In some embodiments the circuit board can be thermally conductive and electrically insulating. Method of forming an LED component are also disclosed utilizing chip-on-board mounting techniques for mounting the LED chips on the circuit board, and molding of the primary lenses directly over the LED chips individually or in sub-groups of LED chips.Type: GrantFiled: July 6, 2011Date of Patent: November 17, 2020Assignee: Cree, Inc.Inventors: Chandan Bhat, Theodore Douglas Lowes, Julio Garceran, Bernd Keller
-
Patent number: 10840354Abstract: A vertical transport fin field effect transistor (VT FinFET), including one or more vertical fins on a surface of a substrate, an L-shaped or U-shaped spacer trough on the substrate adjacent to at least one of the one or more vertical fins, and a gate dielectric layer on the sidewalls of the at least one of the one or more vertical fins and the L-shaped or U-shaped spacer trough.Type: GrantFiled: February 6, 2017Date of Patent: November 17, 2020Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Zhenxing Bi, Thamarai S. Devarajan, Balasubramanian Pranatharthiharan, Sanjay C. Mehta, Muthumanickam Sankarapandian