Patents Examined by Andrew Sanders
  • Patent number: 5701092
    Abstract: An OR array including a first multiplicity of OR devices, to which a second multiplicity of product term signals are variably distributed. Some product term signals are distributed to four OR devices, other product term signals are distributed two or three OR devices, and still other product term signals are distributed to only one OR device.
    Type: Grant
    Filed: July 28, 1995
    Date of Patent: December 23, 1997
    Assignee: Cypress Semiconductor Corp.
    Inventors: Norman P. Taffe, Stephen M. Douglass, Hagop Nazarian
  • Patent number: 5635859
    Abstract: The present invention provides a level converting circuit comprising: a differential output transistor circuit for amplifying a difference between two mutually complementary input logic signals; a first output transistor circuit for outputting an inverted output logic signal based on a signal output by the differential output transistor circuit; and a second output transistor circuit for outputting an uninverted output logic signal based on a signal output by the differential output transistor circuit, wherein the first output transistor circuit further comprises first and second field-effect transistors and the second output transistor circuit further comprises third and fourth field-effect transistors. The differential output transistor circuit comprises a combination of first, second, third, fourth and fifth bais components which are each resistive element or a field-effect transistors.
    Type: Grant
    Filed: March 3, 1993
    Date of Patent: June 3, 1997
    Assignee: Fujitsu Limited
    Inventors: Noboru Yokota, Noriaki Kogawa
  • Patent number: 5606270
    Abstract: A dynamic clocked inverter latch with reduced charge leakage includes a first node biasing circuit with a P-MOSFET and an N-MOSFET totem-pole-coupled between VDD and an output node, and a second node biasing circuit with another N-MOSFET and another P-MOSFET totem-pole-coupled between the output node and VSS. The first P-MOSFET receives an input data signal and the first N-MOSFET receives a clock signal and in accordance therewith together cause the output node to charge to a charged state having a charge voltage associated therewith. The second N-MOSFET also receives the input data signal while the second P-MOSFET receives the inverse of the clock signal and in accordance therewith together cause the output node to discharge to a discharged state having a discharge voltage associated therewith.
    Type: Grant
    Filed: December 16, 1994
    Date of Patent: February 25, 1997
    Assignee: Sun Microsystems, Inc.
    Inventors: Godfrey P. D'Souza, James F. Testa, Douglas A. Laird, James B. Burr
  • Patent number: 5600261
    Abstract: The generation of a controlled voltage signal as a buffer control signal for an output driver provides for relatively less delay for a high output enable access for an output buffer. As the output buffer undergoes the transition from a deselected state to a selected state to generate an output signal corresponding to a high input signal, a first voltage level is generated at a node and output as the control signal for the output driver, providing for an initial pull-up transition for the output signal. A second voltage level is subsequently generated at the node and output as the control signal for the output driver, providing for a steady-state voltage level for the high output signal.
    Type: Grant
    Filed: October 5, 1994
    Date of Patent: February 4, 1997
    Assignee: Cypress Semiconductor Corporation
    Inventors: Allen R. White, Shiva P. Gowni
  • Patent number: 5598105
    Abstract: An elementary cell uses single-flux-quanta as two-valued logic propagation signals and is effective for Constructing asynchronous superconducting logic circuits. The elementary cell comprises one OR circuit section and one AND circuit section. Input pulses applied to two input terminals of the elementary cell are split at signal splitting sections in the elementary cell and applied to both inputs of the OR circuit section and both inputs of the AND circuit section. The output of the OR circuit section is defined as the OR output of the elementary cell. A first arrival pulse memory section is provided in the AND circuit section and when one of two input pulses input to the two input terminals of the AND circuit section arrives before the other, this fact is recorded in the first arrival pulse memory section as logical "1".
    Type: Grant
    Filed: November 27, 1995
    Date of Patent: January 28, 1997
    Assignee: Agency of Industrial Science & Technology, Ministry of International Trade & Industry
    Inventors: Itaru Kurosawa, Hiroshi Nakagawa, Masahiro Aoyagi, Masaaki Maezawa, Takashi Nanya, Yoshio Kameda
  • Patent number: 5598110
    Abstract: A logic state detector that indicates a floating state of a tri-state logic circuit. The logic state detector generates first and second binary logic signals at a pair of output terminals. A first unique combination of the values of the output signals denotes that the input signal represents a logic low, a second unique combination denotes that the input signal represents a logic high, and a third unique combination denotes that the input signal is floating.
    Type: Grant
    Filed: November 1, 1994
    Date of Patent: January 28, 1997
    Assignee: Acer Incorporated
    Inventor: Yao-Tsung Chang
  • Patent number: 5594368
    Abstract: The power consumption by a combinational logic circuit having primary input and output terminals is reduced. The constituent gates of the combinational logic are clustered in terms of the operating voltage levels thereof. First, the gates driven with the highest operating voltage are clustered just adjacent to the primary input terminals. Next, the gates driven with the next higher voltage are clustered adjacent to the primary input terminals only through the gates driven with the highest voltage, followed by repetition of the same clustering procedure in the order of the operating voltage level. Finally, the gates driven with the lowest operating voltage are clustered Just adjacent to the primary output terminals.
    Type: Grant
    Filed: April 19, 1995
    Date of Patent: January 14, 1997
    Assignee: Kabushiki Kaisha Toshiba
    Inventor: Kimiyoshi Usami
  • Patent number: 5594369
    Abstract: An input signal is inverted by an inverter in the first stage and an n-channel MOS transistor on the pull up side in a driver is driven, while an output signal of the inverter in the first stage is inverted by an inverter in the next stage and an n-channel MOS transistor on the pull down side is driven. A driving signal is output from a connection point between the n-channel MOS transistor on the pull up side and the n-channel MOS transistor on the pull down side, and an output transistor is driven by the driving signal. Since a gate voltage of the output transistor increases only by a value of a power supply voltage Vdd minus threshold voltage V.sub.T, a rise time and a fall time of a gate potential can be reduced, resulting in improvement in the duty cycle.
    Type: Grant
    Filed: May 24, 1995
    Date of Patent: January 14, 1997
    Assignee: Mitsubishi Denki Kabushiki Kaisha
    Inventors: Harufusa Kondoh, Katsushi Asahina
  • Patent number: 5592102
    Abstract: A programmable logic array integrated circuit has several regular columns of programmable logic circuitry and a spare column which includes a subset of the programmable logic circuitry that is included in a regular column. In the event of a defect in the circuitry in a regular column that is duplicated in the spare column, the regular column logic functions that are thus duplicated are shifted from column to column so that the spare column circuitry is put to use and the defective regular column circuitry is not used. Regular column functions that are not duplicated in the spare column are not shifted. Data for programming the columns is selectively routed to the columns with or without column shifting, depending on whether that data is for functions that are or are not duplicated in the spare column.
    Type: Grant
    Filed: October 19, 1995
    Date of Patent: January 7, 1997
    Assignee: Altera Corporation
    Inventors: Christopher F. Lane, Srinivas T. Reddy, Bonnie I. Wang
  • Patent number: 5592108
    Abstract: An interface circuit includes an input current limiting circuit for limiting a current of an input signal fed from a preceding circuit, thereby outputting the current-limited signal to a following circuit which is constituted using a MES type transistor. The interface circuit also includes a level shifting circuit supplied with a first higher power supply voltage and a lower power supply voltage, for converting a level of the current-limited signal into a logic level of the following circuit which is supplied with a second higher power supply voltage. The interface circuit further includes a level judging circuit connected between the input current limiting circuit and the level shifting circuit, for judging a logic threshold level of the input signal based on a predetermined level reference voltage. By the constitution, it is possible to adapt the interface circuit for connection to the following circuit constituted using MES type transistors.
    Type: Grant
    Filed: July 25, 1995
    Date of Patent: January 7, 1997
    Assignee: Fujitsu Limited
    Inventor: Kazuhisa Tsukahara
  • Patent number: 5587668
    Abstract: A semiconductor device by which a circuit having the same functions as those of the conventional circuit is realized with a very small number of elements, and complex logical functions can be designed simply, and further, its layout is also possible. A semiconductor device made up of at least one neuron MOS transistor having a gate electrode provided in a potentially floating state in a portion for isolating a source and drain region via a first insulation film, and plural control electrodes which are capacitively coupled to the floating gate electrode via a second insulation film, is characterized in that the first signal is inputted to a first control gate electrode of the first neuron MOS transistor, the first signal is inputted to a first inverter comprising one or more stages, and the output of the first inverter is inputted to a second control gate electrode which is one of the plural control gate electrodes other than the first control gate electrode.
    Type: Grant
    Filed: September 20, 1993
    Date of Patent: December 24, 1996
    Inventors: Tadashi Shibata, Tadahiro Ohmi
  • Patent number: 5587669
    Abstract: In a field programmable gate array, a plurality of wire segments extend parallel to each other between two logic cells. Some of the wire segments extend to logic cell inputs and others to logic cell outputs. A power wire extends perpendicular to the wire segments and crosses each of the wire segments. Antifuses are disposed to couple the input wire segments to the power wire but no antifuses are disposed between the output wire segments and the power wire.
    Type: Grant
    Filed: March 3, 1995
    Date of Patent: December 24, 1996
    Assignee: QuickLogic Corporation
    Inventors: Andrew K. Chan, John M. Birkner, Hua T. Chua
  • Patent number: 5583454
    Abstract: An integrated circuit is presented having a driver circuit programmable to produce a variety of output voltages and conductive to the voltage levels of circuits interfaced by the integrated circuit. The integrated circuit includes programmable pullup and pulldown functions. The integrated circuit may be configured into an application having devices powered by a power supply voltage which is substantially larger than the voltage supplying the core section of the integrated circuit. Additionally, the present integrated circuit may be configured into other applications having devices powered by a power supply voltage substantially similar to the voltage supplying the integrated circuit core section. The present integrated circuit therefore retains utility for a large variety of applications. The pullup and pulldown transistors may be programmed to provide a resistive one, resistive zero, or neither.
    Type: Grant
    Filed: December 1, 1995
    Date of Patent: December 10, 1996
    Assignee: Advanced Micro Devices, Inc.
    Inventors: Keith G. Hawkins, Harikumar B. Nair, Shivachandra I. Javalagi, Kuok Y. Ling
  • Patent number: 5583456
    Abstract: Disclosed is a semiconductor integrated circuit which have a pair of transistors Q11, Q12 with a first polarity being differentially inputted with first logical values A(+) and A(-), a first constant current source I11 for driving the pair of transistors with the first polarity, two pairs of transistors Q13, Q14 and Q15, Q16 with a second polarity, each of the two pairs of transistors being differentially inputted with second logical values B(+) and B(-) and being connected to a drain of each of the pair of transistors with the first polarity, a second and third constant current sources I12, I13 for driving the two pairs of transistors, respectively, and load resistors R11, R12 which are connected to the two pairs of transistors, respectively.
    Type: Grant
    Filed: August 25, 1995
    Date of Patent: December 10, 1996
    Assignee: NEC Corporation
    Inventor: Katsuji Kimura
  • Patent number: 5578944
    Abstract: An apparatus includes an IC chip with a signal transmitter and an IC chip with a signal receiver, both chips being mounted on a printed circuit board and being connected via conductors on the board. The signal transmitter has a voltage-current converter and a high output impedance current amplifier. The signal receiver has a current-voltage converter. The voltage-current converter converts the voltage of the digital signal to current which in turn is amplified by the high output impedance current amplifier. The amplified current flows via the conductors in the receiver. The digital signal is transferred via the conductors on the current basis. Due to the transmission of the digital signal of current from the signal transmitter to the signal receiver via the conductors, signal spikes while transmitting are reduced and noise immunity is improved. Also, EMI (electromagnetic interference) emission is reduced and power dissipation is small.
    Type: Grant
    Filed: October 13, 1995
    Date of Patent: November 26, 1996
    Assignee: Northern Telecom Limited
    Inventor: Lawrence H. Sasaki
  • Patent number: 5578943
    Abstract: An apparatus includes an IC chip with a signal transmitter and an IC chip with a signal receiver, both chips being mounted on a printed circuit board and being connected via conductors on the board. The signal transmitter has a voltage-current converter and a high output impedance current amplifier. The signal receiver has a current-voltage converter. The voltage-current converter converts the voltage of the digital signal to current which in turn is amplified by the high output impedance current amplifier. The amplified current flows via the conductors in the receiver. The digital signal is transferred via the conductors on the current basis. Due to the transmission of the digital signal of current from the signal transmitter to the signal receiver via the conductors, signal spikes while transmitting are reduced and noise immunity is improved. Also, EMI (electromagnetic interference) emission is reduced and power dissipation is small.
    Type: Grant
    Filed: January 5, 1995
    Date of Patent: November 26, 1996
    Assignee: Bell-Northern Research Ltd.
    Inventor: Lawrence H. Sasaki
  • Patent number: 5576640
    Abstract: An improved CMOS driver circuit for driving a fast, single-ended, wired-or bus architecture. The driver circuit provides a user-selectable active deassertion assist feature which assists a passive terminator circuit in quickly pulling-up a data or control bus line. The resulting driver circuit provides greater noise immunity to negative voltage transients that result from impedance mismatches caused by poor cable design configurations.
    Type: Grant
    Filed: September 25, 1992
    Date of Patent: November 19, 1996
    Assignees: AT&T Global Information Solutions Company, Hyundai Electronics America, Symbios Logic Inc.
    Inventors: Raymond F. Emnett, Eugene E. Freeman, Mark J. Jander, William K. Petty, Brian G. Reise, Kevin M. Rishavy
  • Patent number: 5576643
    Abstract: A data transfer circuit device including a data transfer circuit, a latch control circuit and a data latch circuit. The data transfer circuit outputs data therefrom in response to an externally supplied transfer signal. The latch control circuit generates a data latch signal, based on the transfer signal and a latch control signal. The data latch circuit latches the data supplied from the data transfer circuit, based on the data latch signal, and outputs the latched data as output data. When the data is being switched, the latch control circuit prevents the data latch signal from being supplied to the data latch circuit.
    Type: Grant
    Filed: October 6, 1995
    Date of Patent: November 19, 1996
    Assignee: Fujitsu Limited
    Inventors: Isamu Kobayashi, Yasuhiro Yamamoto
  • Patent number: 5572149
    Abstract: A clock regeneration circuit capable of obtaining clocks each having an arbitrary duty. The clock regeneration circuit comprises a first D-type flip-flop having a clock terminal for receiving an input clock signal from an input terminal, and a data input terminal for receiving data of an H level, a second D-type flip-flop having a clock terminal for receiving the input clock signal from the input terminal, and a data input terminal for receiving data of an H level, a first delay circuit which receives an output from an output terminal of the first D-type flip-flop and outputs an output thereof to the reset terminal of the first D-type flip-flop, and a second delay circuit which receives the output from an output terminal of the first D-type flip-flop and outputs an output to a reset terminal of the second D-type flip-flop, wherein an output clock signal is outputted from an output terminal of the second D-type flip-flop to an output terminal.
    Type: Grant
    Filed: January 16, 1996
    Date of Patent: November 5, 1996
    Assignee: Ando Electric Co., Ltd.
    Inventor: Haruhiko Fujii
  • Patent number: 5572152
    Abstract: A first current switch circuit 1a outputs a first logic signal and a complementary signal thereof in response to an input logic signal. A pull-up transistor Q10 has a base receiving the first logic signal. A second current switch circuit 1b outputs a second logic signal based on the complementary signal and the potential of an output terminal OUT1. A level shift circuit 1c shifts the level of the second logic signal and provides it to the base of a pull-down transistor Q11. When the potential of an input terminal IN1 changes from a low level to a high level, a capacitive load CL is discharged through transistors Q9 and Q11. When the potential of output terminal OUT1 becomes lower than that of a first reference potential terminal VBB1, the second logic signal attains a low level, thereby turning off pull-down transistor Q11.
    Type: Grant
    Filed: December 15, 1995
    Date of Patent: November 5, 1996
    Assignee: Mitsubishi Denki Kabushiki Kaisha
    Inventor: Kimio Ueda