Patents Examined by Belur Keshavan
-
Patent number: 6967405Abstract: The present invention provides a low dielectric constant copper diffusion barrier film suitable for use in a semiconductor device and methods for fabricating such a film. Some embodiments of the film are formed of a silicon-based material doped with boron. Other embodiments are formed, at least in part, of boron nitride. Some such embodiments include a moisture barrier film that includes oxygen and/or carbon. Preferred embodiments of the copper diffusion barrier maintain a stable dielectric constant of less than 4.5 in the presence of atmospheric moisture.Type: GrantFiled: September 24, 2003Date of Patent: November 22, 2005Inventors: Yongsik Yu, Karen Billington, Robert Hepburn, Michael Carris, William Crew
-
Patent number: 6955955Abstract: In a method of manufacturing a semiconductor device, an initial structure is provided. The initial structure includes a substrate, a patterned silicon layer, and a covering layer. The substrate has a buried insulator layer formed thereon. The patterned silicon layer is formed on the buried insulator layer. The covering layer is formed on the patterned silicon layer. A first layer is formed on the initial structure. Part of the first layer is removed with an etching process, such that a sidewall portion of the patterned silicon layer is exposed and such that a remaining portion of the first layer remains at a corner where the patterned silicon layer interfaces with the buried insulator layer. An oxide liner is formed on the exposed sidewall portion. A recess may be formed in the buried insulator layer (prior to forming the first layer) and may extend partially beneath the patterned silicon layer.Type: GrantFiled: December 29, 2003Date of Patent: October 18, 2005Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Kuang-Hsin Chen, Hsun-Chih Tsao, Hung-Wei Chen, Di-Hong Lee, Chuan-Ping Hou, Jhi-Cherng Lu
-
Patent number: 6949456Abstract: A method for manufacturing a semiconductor device includes: (i) depositing a sacrificial layer made of an organic polymer such as benzocyclobutene on a substrate having a circuit formed thereon; (ii) etching the sacrificial layer except for a portion where air gaps are to be formed; (iii) depositing a low-dielectric layer over the substrate until the portion for air gaps is entirely enclosed in the low-dielectric layer; (iv) etching the low-dielectric layer to form via holes and trenches there through; (v) prior or subsequent to step (iv), removing the portion for air gaps; and (vi) depositing copper in the vias and trenches which are filled with the copper contacting a surface of the substrate.Type: GrantFiled: October 24, 2003Date of Patent: September 27, 2005Assignee: ASM Japan K.K.Inventor: Devendra Kumar
-
Patent number: 6933181Abstract: In a method for fabricating a semiconductor device, a first semiconductor layer of aluminum gallium nitride is first formed on a substrate, and a protection film containing silicon is then formed on the first semiconductor layer in such a manner that a device-isolation region is uncovered. Thereafter, the method further includes the step of heat-treating the first semiconductor layer in an oxidizing atmosphere whose temperature is adjusted to be within a range of 950° C. or more and 1050° C. or less.Type: GrantFiled: July 17, 2003Date of Patent: August 23, 2005Assignee: Matsushita Electric Industrial Co., Ltd.Inventors: Kaoru Inoue, Yoshito Ikeda, Katsunori Nishii, Yutaka Hirose
-
Patent number: 6930502Abstract: A method for measuring current leakage of a contact of a semiconductor device formed on or in a substrate, includes scanning the contact with a probe of a conductive atomic force microscope; applying a DC voltage between the substrate and a conductive tip of the probe; and measuring a value of a current passing through the contact to the substrate, in response to the applied DC voltage.Type: GrantFiled: December 10, 2003Date of Patent: August 16, 2005Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Jon C. Lee, Jung-Hsiang Chuang
-
Patent number: 6927147Abstract: A method of bonding lattice-mismatched semiconductors is provided. The method includes forming a Ge-based virtual substrate and depositing on the virtual substrate a CMP layer that forms a planarized virtual substrate. Also, the method includes bonding a Si substrate to the planarized virtual substrate and performing layer exfoliation on selective layers of the planarized virtual substrate producing a damaged layer of Ge. Furthermore, the method includes removing the damaged layer of Ge.Type: GrantFiled: June 25, 2003Date of Patent: August 9, 2005Assignee: Massachusetts Institute of TechnologyInventors: Eugene A. Fitzgerald, Arthuer J. Pitera
-
Patent number: 6916699Abstract: In a semiconductor device including a first conductive layer, the first conductive layer is treated with a nitrogen/hydrogen plasma before an additional layer is deposited thereover. The treatment stuffs the surface with nitrogen, thereby preventing oxygen from being adsorbed onto the surface of the first conductive layer. In one embodiment, a second conductive layer is deposited onto the first conductive layer, and the plasma treatment lessens if not eliminates an oxide formed between the two layers as a result of subsequent thermal treatments. In another embodiment, a dielectric layer is deposited onto the first layer, and the plasma treatment lessens if not eliminates the ability of the first conductive layer to incorporate oxygen from the dielectric.Type: GrantFiled: August 31, 2000Date of Patent: July 12, 2005Assignee: Micron Technology, Inc.Inventor: Vishnu K. Agarwal
-
Patent number: 6908796Abstract: A pixel portion 100 of a liquid crystal display device includes a thin film transistor T including a gate electrode 13, a gate insulating film 16, a channel region 18, and source/drain regions 22, a source line (data) 26 for supplying current to the thin film transistor T and a pixel electrode 24. In the formation of a pixel circuit 100, a gate electrode 13, a gate insulating film 16, and the channel region 18 are firstly formed on a glass substrate 10. After the formation of the channel region 18 and the like, a polyimide film 20 surrounding the peripheries of the regions to be provide with the source/drain regions 22, the pixel electrode 24 and the source line 26 on a glass substrate 10 is formed. The regions surrounded with the wall of the polyimide film 20 are applied with a liquid material and subjected to a thermal treatment, thereby forming the element of the source/drain regions 22 and the like.Type: GrantFiled: April 21, 2003Date of Patent: June 21, 2005Assignee: Seiko Epson CorporationInventor: Masahiro Furusawa
-
Patent number: 6905967Abstract: In a feature layer of a semiconductor wafer, dummy tiles which overcome the tendency of dishing and erosion to occur during a CMP process are placed with various sizes and in various positions. An isolation zone is provided around active features. A scanning process of the feature layout surveys oxide density and nitride density over the wafer layer outside of said isolation zone. Values of the ratios of oxide/nitride density for two or more length scales which define tiling zones, are calculated. Tile placement and sizing in the zones is dependent upon the oxide/nitride density ratio values; and further upon an oxide deposition model specific to the oxide used in the fabrication process and upon a polishing model of the CMP process being employed.Type: GrantFiled: March 31, 2003Date of Patent: June 14, 2005Assignees: AMD, Inc., Motorola, Inc.Inventors: Ruiqi Tian, Edward Outlaw Travis, Jr., Thomas Michael Brown
-
Patent number: 6900459Abstract: A method and apparatus of assembling and disassembling semiconductor dice to be tested from the components of a temporary test package. A computer-controlled vision system is employed to align the dice with the temporary test package bases, and an automated robot arm system is employed to retrieve and assemble the dice with the various package components. The invention has particular utility in the burn-in and other pre-packaging testing of dice to establish known good dice (KGD).Type: GrantFiled: December 5, 2002Date of Patent: May 31, 2005Assignee: Micron Technology, Inc.Inventors: Warren M. Farnworth, Alan G. Wood, John O. Jacobson, David R. Hembree, James M. Wark, Jennifer L. Folaron, Robert J. Folaron, Jay C. Nelson, Lelan D. Warren
-
Patent number: 6867150Abstract: The invention concerns an ozone treatment method and an ozone treatment apparatus for performing a treatment such as the formation and reformation of an oxide film, the removal of a resist film by blowing an ozone gas onto a surface of a substrate such as a semiconductor substrate or liquid crystal substrate. The ozone treatment apparatus 1 includes: a placement table 20 on which the substrate K is placed; a heating unit for heating the substrate K placed on the placement table 20; an opposed plate 40, disposed opposite the substrate K, for discharging the ozone gas through a discharge port 44 formed in a surface facing the substrate K, a gas feeding means 43 for feeding the ozone gas into the discharge port 44; a lifter 30 for moving the placement table 20 up and down; and a control unit 35 for controlling the operation of said lifter 30.Type: GrantFiled: March 18, 2002Date of Patent: March 15, 2005Assignee: Sumitomo Precision Products Co., Ltd.Inventors: Tatsuo Kikuchi, Takeo Yamanaka, Yukitaka Yamaguchi, Tokiko Kanayama
-
Patent number: 6864540Abstract: The invention includes a field effect transistor (FET) on an insulator layer, and integrated circuit (IC) on SOI chip including the FETs and a method of forming the IC. The FETs include a thin channel with raised source/drain (RSD) regions at each end on an insulator layer, e.g., on an ultra-thin silicon on insulator (SOI) chip. Isolation trenches at each end of the FETs, i.e., at the end of the RSD regions, isolate and define FET islands. Insulating sidewalls at each RSD region sandwich the FET gate between the RSD regions. The gate dielectric may be a high K dielectric. Salicide on the RSD regions and, optionally, on the gates reduce device resistances.Type: GrantFiled: May 21, 2004Date of Patent: March 8, 2005Assignee: International Business Machines Corp.Inventors: Rama Divakaruni, Louis C. Hsu, Rajiv V. Joshi, Carl J. Radens
-
Patent number: 6858469Abstract: A plurality of lead frames is supplied in lead frame by lead frame sequence. A curable adhesive, preferably a 505 Epoxy, is applied to one surface of each lead frame as it indexes through an application device. An attaching device attaches a device to each lead frame with the adhesive by holding the device in place to cure for a preselected period of time of about one second. Later, the lead frames have their edges trimmed and then are separated into separate lead frames.Type: GrantFiled: August 28, 2000Date of Patent: February 22, 2005Assignee: Micron Technology, Inc.Inventor: Ed A. Schrock
-
Patent number: 6838321Abstract: An N?-type silicon substrate (1) has a bottom surface and an upper surface which are opposed to each other. In the bottom surface of the N?-type silicon substrate (1), a P-type impurity diffusion layer (3) of high concentration is entirely formed by diffusing a P-type impurity. In the upper surface of the N?-type silicon substrate (1), a P-type isolation region (2) is partially formed by diffusing a P-type impurity. The P-type isolation region (2) has a bottom surface reaching an upper surface of the P-type impurity diffusion layer (3). As viewed from the upper surface side of the N?-type silicon substrate (1), the P-type isolation region (2) is formed, surrounding an N? region (1a) which is part of the N?-type silicon substrate (1). The N? region (1a) surrounded by the P-type isolation region (2) is defined as an element formation region of the N?-type silicon substrate (1).Type: GrantFiled: September 26, 2003Date of Patent: January 4, 2005Assignee: Mitsubishi Denki Kabushiki KaishaInventors: Mitsuru Kaneda, Hideki Takahashi
-
Patent number: 6806174Abstract: Semiconductor devices and methods for fabrication the same are disclosed. An illustrated method of fabricating a semiconductor device comprises: forming a trench on a substrate; forming a gate electrode by depositing and planarizing an oxide layer and polysilicon on the substrate including the trench; forming a gate oxide layer and a polysilicon layer on the substrate; forming source/drain regions by a photo process; and forming a contact plug on at least one of the source/drain regions. By controlling the overlap between the gate and the source/drain regions using a source/drain mask, current control becomes easy and a device sensitive to current control is easily fabricated. Sufficient spaces between the gate and the contact(s) due to the buried type gate make the fabrication processes easy.Type: GrantFiled: January 15, 2004Date of Patent: October 19, 2004Assignee: ANAM Semiconductor, Inc.Inventor: Ik Soo Do
-
Patent number: 6800503Abstract: A method of fabricating an encapsulated micro electro-mechanical system (MEMS) and making of same that includes forming a dielectric layer, patterning an upper surface of the dielectric layer to form a trench, forming a release material within the trench, patterning an upper surface of the release material to form another trench, forming a first encapsulating layer that includes sidewalls within the another trench, forming a core layer within the first encapsulating layer, and forming a second encapsulating layer above the core layer, where the second encapsulating layer is connected to the sidewalls of the first encapsulating layer. Alternatively, the method includes forming a multilayer MEMS structure by photomasking processes to form a first metal layer, a second layer including a dielectric layer and a second metal layer, and a third metal layer. The core layer and the encapsulating layers are made of materials with complementary electrical, mechanical and/or magnetic properties.Type: GrantFiled: November 20, 2002Date of Patent: October 5, 2004Assignee: International Business Machines CorporationInventors: Joseph T. Kocis, James Tornello, Kevin S. Petrarca, Richard Volant, Seshadri Subbanna
-
Patent number: 6797557Abstract: A method and system for fabricating a capacitor utilized in a semiconductor device. A salicide gate is designated for use with the semiconductor device. A self-aligned contact (SAC) may also be configured for use with the semiconductor device. The salicide gate and the self-aligned contact are generally in a memory cell area of the semiconductor device to thereby permit the efficient shrinkage of memory cell size without an additional mask or weakening of associated circuit performance. Combining, the self-aligned contact and the salicide gate in the same memory cell area can effectively reduce gate resistance.Type: GrantFiled: October 11, 2001Date of Patent: September 28, 2004Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventor: Min-Hsiung Chiang
-
Patent number: 6774059Abstract: A new method of creating a relatively thick layer of PE silicon nitride. A conventional method of creating a layer of silicon nitride applies a one-step process for the creation thereof. Film stress increases as the thickness of the created layer of PE silicon nitride increases. A new method is provided for the creation of a crack-resistant layer of PE silicon nitride by providing a multi-step process. The main processing step comprises the creation of a relatively thick, compressive film of PE silicon nitride, over the surface of this relatively thick layer of PE silicon nitride is created a relatively thin (between about 150 and 500 Angstrom) layer of tensile stress PE silicon nitride. This process can be repeated to create a layer of PE silicon nitride of increasing thickness.Type: GrantFiled: April 16, 2003Date of Patent: August 10, 2004Assignee: Taiwan Semiconductor Manufacturing CompanyInventors: Poyo Chuang, Chyi-Tsong Ni
-
Patent number: 6767756Abstract: Disclosed is a method for manufacturing a tapered optical waveguide through which waveguides of different sizes are connected with each other optically. In the method, a photo-resist pattern having an inclined profile is formed on the core layer by means of a gray-scale mask, then the profile of the tapered waveguide can be precisely controlled by controlling the profile of the photo-resist pattern and the etching-selection ratio between the photo-resist and the core layer.Type: GrantFiled: June 3, 2003Date of Patent: July 27, 2004Assignee: Samsung Electronics Co., Ltd.Inventors: Joo-Hoon Lee, Duk-Yong Choi
-
Patent number: RE38565Abstract: A ferroelectric thin film capacitor has smooth electrodes permitting comparatively stronger polarization, less fatigue, and less imprint, as the ferroelectric capacitor ages. The smooth electrode surfaces are produced by carefully controlled drying, soft baking, and annealing conditions.Type: GrantFiled: February 6, 2003Date of Patent: August 17, 2004Assignee: Matsushita Electric Industrial Co., Ltd.Inventors: Shinichiro Hayashi, Tatsuo Otsuki