Patents Examined by Benjamin Sandvik
-
Patent number: 9859265Abstract: Embodiments relate to packages and methods of forming packages. A package includes a package substrate, a first device die, first electrical connectors, an encapsulant, a redistribution structure, and a second device die. The first device die is attached to a side of the package substrate, and the first electrical connectors are mechanically and electrically coupled to the side of the package substrate. The encapsulant at least laterally encapsulates the first electrical connectors and the first device die. The redistribution structure is on the encapsulant and the first electrical connectors. The redistribution structure is directly coupled to the first electrical connectors. The first device die is disposed between the redistribution structure and the package substrate. The second device die is attached to the redistribution structure by second electrical connectors, and the second electrical connectors are directly coupled to the redistribution structure.Type: GrantFiled: June 6, 2014Date of Patent: January 2, 2018Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Yu-Chih Liu, Kuan-Lin Ho, Wei-Ting Lin, Chin-Liang Chen, Jing Ruei Lu
-
Patent number: 9859149Abstract: Method of producing bonded wafer including thin film on base wafer, including: implanting at least one gas ion selected from hydrogen ion and rare gas ion into bond wafer from surface of bond wafer to form layer of implanted ion; bonding surface from which ion is implanted into bond wafer and surface of base wafer directly or through insulator film; and then performing heat treatment to separate part of bond wafer along layer of implanted ion, wherein before bond wafer and base wafer are bonded, thickness of bond wafer and base wafer is measured, and combination of bond wafer and base wafer is selected such that difference in thickness between the wafers is less than 5 ?m, and selected bond and base wafers are bonded. This method can inhibit variation in thickness in marble pattern that occurs in thin film and produce bonded wafer including thin film with uniform thickness.Type: GrantFiled: May 19, 2014Date of Patent: January 2, 2018Assignee: SHIN-ETSU HANDOTAI CO., LTD.Inventors: Norihiro Kobayashi, Hiroji Aga
-
Patent number: 9853024Abstract: A semiconductor device having a low on-voltage of IGBT and a small reverse recovery current of the diode is provided. The semiconductor device includes a semiconductor substrate having a gate trench and a dummy trench. The semiconductor substrate includes emitter, body, barrier and pillar regions between the gate trench and the dummy trench. The emitter region is an n-type region being in contact with the gate insulating film and exposed on a front surface. The body region is a p-type region being in contact with the gate insulating film at a rear surface side of the emitter region. The barrier region is an n-type region being in contact with the gate insulating film at a rear surface side of the body region and in contact with the dummy insulating film. The pillar region is an n-type region connected to the front surface electrode and the barrier region.Type: GrantFiled: September 4, 2015Date of Patent: December 26, 2017Assignee: TOYOTA JIDOSHA KABUSHIKI KAISHAInventors: Masaru Senoo, Yasuhiro Hirabayashi
-
Patent number: 9853214Abstract: A resistive random access memory includes a first electrode, a separating medium, a resistance changing layer and a second electrode. The first electrode has a mounting face. The separating medium has a first face in contact with the mounting face, a second face opposite to the first face, and an inner face extending between the first and second faces. The separating medium forms a through hole extending from the first to second face. A part of the mounting face is not covered by the separating medium. The separating medium has a first dielectric. The resistance changing layer extends along the part of the mounting face as well as the inner and second faces. The resistance changing layer has a second dielectric having a dielectric constant larger than a dielectric constant of the first dielectric by 2 or less. The second electrode is arranged on the resistance changing layer.Type: GrantFiled: December 29, 2016Date of Patent: December 26, 2017Assignee: National Sun Yat-Sen UniversityInventors: Ting-Chang Chang, Kuan-Chang Chang, Tsung-Ming Tsai, Tian-Jian Chu, Chih-Hung Pan
-
Patent number: 9853210Abstract: A method of making a magnetic random access memory (MRAM) device includes forming a magnetic tunnel junction (MTJ) on an electrode, the MTJ including a reference layer positioned in contact with the electrode, a free layer, and a tunnel barrier layer arranged between the reference layer and the free layer; and depositing an encapsulating layer on and along sidewalls of the MTJ by physical sputtering or ablation of a target material onto the MTJ.Type: GrantFiled: November 17, 2015Date of Patent: December 26, 2017Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Anthony J. Annunziata, Gen P. Lauer, Nathan P. Marchack, Stephen M. Rossnagel
-
Patent number: 9853186Abstract: The invention relates to a light-emitting semiconductor component, comprising—a first semiconductor body (1), which comprises an active zone (11) in which during the operation of the light-emitting semiconductor component electromagnetic radiation is generated, at least some of which leaves the first semiconductor body (1) through a radiation exit surface (1a), and—a second semiconductor body (2), which is suitable for converting the electromagnetic radiation into converted electromagnetic radiation having a longer wavelength, wherein—the first semiconductor body (1) and the second semiconductor body (2) are produced separately from each other,—the second semiconductor body (2) is electrically inactive, and—the second semiconductor body (2) is in direct contact with the radiation exit surface (1a) and is attached there to the first semiconductor body (1) without connecting means.Type: GrantFiled: May 2, 2016Date of Patent: December 26, 2017Assignee: OSRAM OPTO SEMICONDUCTORS GMBHInventors: Matthias Sabathil, Andreas Plöβl, Hans-Jürgen Lugauer, Alexander Linkov, Patrick Rode
-
Patent number: 9853050Abstract: According to an embodiment, a semiconductor memory device includes a substrate, at least one stacked body, and a first insulating film. The stacked body includes a first end portion positioned at an end in at least one of a first direction and a second direction that crosses the first direction along a surface of the substrate, the plurality of electrode layers being formed into stairs in the first end portion, each of the plurality of electrode layers having a step in the first end portion. The first insulating film is provided on the substrate and includes first and second surfaces, the first and second surfaces surrounding the first end portion, the first surface being crossing a direction that the steps are formed, the second surface being positioned along the direction that the steps are formed.Type: GrantFiled: August 22, 2016Date of Patent: December 26, 2017Assignee: TOSHIBA MEMORY CORPORATIONInventor: Keisuke Kikutani
-
Patent number: 9847352Abstract: A semiconductor device including a circuit which does not easily deteriorate is provided. The semiconductor device includes a first transistor, a second transistor, a first switch, a second switch, and a third switch. A first terminal of the first transistor is connected to a first wiring. A second terminal of the first transistor is connected to a second wiring. A gate and a first terminal of the second transistor are connected to the first wiring. A second terminal of the second transistor is connected to a gate of the first transistor. The first switch is connected between the second wiring and a third wiring. The second switch is connected between the second wiring and the third wiring. The third switch is connected between the gate of the first transistor and the third wiring.Type: GrantFiled: August 9, 2016Date of Patent: December 19, 2017Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Hajime Kimura, Atsushi Umezaki
-
Patent number: 9847379Abstract: A light-emitting device and a lighting device each of which includes a plurality of light-emitting elements exhibiting light with different wavelengths are provided. The light-emitting device and the lighting device each have an element structure in which each of the light-emitting elements emits only light with a desired wavelength, and thus the light-emitting elements have favorable color purity. In the light-emitting element emitting light (?R) with the longest wavelength of the light with different wavelengths, the optical path length from a reflective electrode to a light-emitting layer (a light-emitting region) included in an EL layer is set to ?R/4 and the optical path length from the reflective electrode to a semi-transmissive and semi-reflective electrode is set to ?R/2.Type: GrantFiled: March 4, 2016Date of Patent: December 19, 2017Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventor: Kaoru Hatano
-
Patent number: 9847448Abstract: Methods of forming III-V LED structures on silicon fin templates are described. Those methods and structures may include forming an n-doped III-V layer on a silicon (111) plane of a silicon fin, forming a quantum well layer on the n-doped III-V layer, forming a p-doped III-V layer on the quantum well layer, and then forming an ohmic contact layer on the p-doped III-V layer.Type: GrantFiled: September 27, 2013Date of Patent: December 19, 2017Assignee: Intel CorporationInventors: Sansaptak Dasgupta, Han Wui Then, Robert S. Chau, Marko Radosavljevic, Benjamin Chu-Kung, Sanaz Gardner
-
Patent number: 9847432Abstract: Methods of forming high voltage (111) silicon nano-structures are described. Those methods and structures may include forming a III-V device layer on (111) surface of a silicon fin structure, forming a 2DEG inducing polarization layer on the III-V device layer, forming a source/drain material on a portion of the III-V device layer on terminal ends of the silicon fin. A middle portion of the silicon fin structure between the source and drain regions may be removed, and backfilled with a dielectric material, and then a gate dielectric and a gate material may be formed on the III-V device layer.Type: GrantFiled: September 25, 2013Date of Patent: December 19, 2017Assignee: Intel CorporationInventors: Sansaptak Dasgupta, Han Wui Then, Sanaz Gardner, Benjamin Chu-Kung, Marko Radosavljevic, Seung Hoon Sung, Robert Chau
-
Patent number: 9840781Abstract: An etchant for simultaneously etching NiFe and AlN with approximately equal etch rates that comprises phosphoric acid, acetic acid, nitric acid and deionized water. Alternating layers of NiFe and AlN may be used to form a magnetic core of a fluxgate magnetometer in an integrated circuit. The wet etch provides a good etch rate of the alternating layers with good dimensional control and with a good resulting magnetic core profile. The alternating layers of NiFe and AlN may be encapsulated with a stress relief layer. A resist pattern may be used to define the magnetic core geometry. The overetch time of the wet etch may be controlled so that the magnetic core pattern extends at least 1.5 um beyond the base of the magnetic core post etch. The photo mask used to form the resist pattern may also be used to form a stress relief etch pattern.Type: GrantFiled: December 2, 2014Date of Patent: December 12, 2017Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Mona M. Eissa, Yousong Zhang, Mark Jenson
-
Patent number: 9842916Abstract: The invention provides an oxide semiconductor layer that has less cracks and is excellent in electrical property and stability, as well as a semiconductor element and an electronic device each including the oxide semiconductor layer. The invention provides an exemplary method of producing an oxide semiconductor layer, and the method includes the precursor layer forming step of forming, on or above a substrate, a layered oxide semiconductor precursor including a compound of metal to be oxidized into an oxide semiconductor dispersed in a solution including a binder made of aliphatic polycarbonate, and the annealing step of heating the precursor layer at a first temperature achieving decomposition of 90 wt % or more of the binder, and then annealing the precursor layer at a temperature equal to or higher than a second temperature (denoted by X) that is higher than the first temperature, achieves bonding between the metal and oxygen, and has an exothermic peak value in differential thermal analysis (DTA).Type: GrantFiled: December 13, 2016Date of Patent: December 12, 2017Assignees: JAPAN ADVANCED INSTITUTE OF SCIENCE AND TECHNOLOGY, SUMITOMO SEIKA CHEMICALS CO., LTD.Inventors: Satoshi Inoue, Tatsuya Shimoda, Tomoki Kawakita, Nobutaka Fujimoto, Kiyoshi Nishioka
-
Patent number: 9837388Abstract: A display device according to an embodiment of the present disclosure may include a lower substrate disposed with a line electrode at an upper portion thereof, a plurality of semiconductor light emitting devices electrically connected to the line electrode to generate light, a wavelength converter disposed on the semiconductor light emitting device to convert a wavelength of light generated from the semiconductor light emitting device, and a conductive adhesive layer comprising conductors configured to electrically connect the lower substrate to the semiconductor light emitting device and a body configured to surround the conductors, wherein the semiconductor light emitting device has a composition formula of InxAlyGa1-x-yN (0?x?1, 0?y?1, 0?x+y?1).Type: GrantFiled: March 26, 2014Date of Patent: December 5, 2017Assignee: LG ELECTRONICS INC.Inventors: Byungjoon Rhee, Yoonho Choi
-
Patent number: 9831266Abstract: A three-dimensional memory device includes an alternating stack of electrically conductive layers and insulating layers located over a substrate, an array of memory stack structures. An alternating sequence of support pedestal structures and conductive rail structures extending along a same horizontal direction are provided between the substrate and the alternating stack. Each memory stack structure straddles a vertical interface between a conductive rail structure and a support pedestal structure. A semiconductor channel in each memory stack structure contacts a respective conductive rail structure, and is electrically isolated from an adjacent support pedestal structure by a portion of a memory film. The conductive rail structures can function as source regions of memory device.Type: GrantFiled: August 1, 2016Date of Patent: November 28, 2017Assignee: SANDISK TECHNOLOGIES LLCInventors: James Kai, Johann Alsmeier, Jin Liu, Yanli Zhang
-
Patent number: 9831263Abstract: A semiconductor device includes a semiconductor substrate divided into a first area and a second area, the semiconductor substrate including a first dopant of a first type, a first well formed to a first depth in the first area of the semiconductor substrate, the first well including a second dopant of a second type, wherein the second type is different from the first type, a second well including a third dopant of the first type, the second well being surrounded by the first well, and a pipe gate formed on the first area of the semiconductor substrate, the pipe gate being electrically connected to the second well.Type: GrantFiled: February 17, 2016Date of Patent: November 28, 2017Assignee: SK Hynix Inc.Inventor: Wan Cheul Shin
-
Patent number: 9825141Abstract: A three dimensional monolithic LDMOS transistor implements a drain structure vertically disposed above a level of the structure that includes a drain connection of the transistor. Displacing the drain structure vertically, out of the plane or level of the gate and source/drain connections, creates a three dimensional structure for the transistor. One result is that the transistor consumes far less lateral area on the substrate. The reduction in lateral area in turn provides benefits such as allowing transistors to be more densely arranged on the substrate and allowing additional devices of other types to be formed on the substrate.Type: GrantFiled: June 30, 2015Date of Patent: November 21, 2017Assignee: Avago Technologies General IP (Singapore) Pte. Ltd.Inventors: Qing Liu, Shom Ponoth
-
Patent number: 9825185Abstract: Integrated circuits and methods for fabricating integrated circuits with non-volatile memory structures are provided. An exemplary integrated circuit includes a semiconductor substrate having a central semiconductor-on-insulator (SOI) region between first and second non-SOI regions. The substrate includes a semiconductor base in the SOI region and the non-SOI regions, an insulator layer overlying the semiconductor base in the SOI region, and an upper semiconductor layer overlying the insulator layer in the SOI region. The integrated circuit further includes a first conductivity type well formed in the base in the first region and in a first portion of the SOI region, and a second conductivity type well formed in the base in the second region and in a second portion of the SOI region lateral of the first conductivity type well. Also, the integrated circuit includes a non-volatile memory device structure overlying the upper semiconductor layer in the SOI region.Type: GrantFiled: December 19, 2016Date of Patent: November 21, 2017Assignee: GLOBALFOUDNRIES SINGAPORE PTE. LTD.Inventors: Pinghui Li, Ming Zhu, Xinshu Cai, Fan Zhang, Danny Pak-Chum Shum, Darin Chan
-
Patent number: 9825059Abstract: A semiconductor device including a circuit which does not easily deteriorate is provided. The semiconductor device includes a first transistor, a second transistor, a first switch, a second switch, and a third switch. A first terminal of the first transistor is connected to a first wiring. A second terminal of the first transistor is connected to a second wiring. A gate and a first terminal of the second transistor are connected to the first wiring. A second terminal of the second transistor is connected to a gate of the first transistor. The first switch is connected between the second wiring and a third wiring. The second switch is connected between the second wiring and the third wiring. The third switch is connected between the gate of the first transistor and the third wiring.Type: GrantFiled: October 26, 2016Date of Patent: November 21, 2017Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Hajime Kimura, Atsushi Umezaki
-
Patent number: 9825229Abstract: The present invention provides methods for purifying a layer of carbon nanotubes comprising providing a precursor layer of substantially aligned carbon nanotubes supported by a substrate, wherein the precursor layer comprises a mixture of first carbon nanotubes and second carbon nanotubes; selectively heating the first carbon nanotubes; and separating the first carbon nanotubes from the second carbon nanotubes, thereby generating a purified layer of carbon nanotubes. Devices benefiting from enhanced electrical properties enabled by the purified layer of carbon nanotubes are also described.Type: GrantFiled: April 3, 2014Date of Patent: November 21, 2017Assignees: The Board of Trustees of the University of Illinois, Northwestern University, University of MiamiInventors: John A. Rogers, William L. Wilson, Sung Hun Jin, Simon N. Dunham, Xu Xie, Ahmad Islam, Frank Du, Yonggang Huang, Jizhou Song