Patents Examined by Bradley Smith
-
Patent number: 11587974Abstract: A micro light emitting diode (LED) transferring method includes setting a micro LED transfer substrate and a target substrate to initial positions and transferring a plurality of micro LEDs arranged in a partial region of the micro LED transfer substrate to the target substrate. Once the micro LEDs in the partial region are transferred to the target substrate, the micro LED transfer substrate is rotated and a plurality of micro LEDs, arranged in a remaining region of the micro LED transfer substrate, are then transferred to the target substrate.Type: GrantFiled: April 29, 2020Date of Patent: February 21, 2023Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Byungchul Kim, Doyoung Kwag, Eunhye Kim, Sangmoo Park, Minsub Oh, Dongyeob Lee, Yoonsuk Lee
-
Patent number: 11587905Abstract: A multi-chip package and a manufacturing method thereof are provided. The multi-chip package includes a redistribution circuit structure; a first semiconductor chip disposed on the redistribution structure and having a first active surface on which a first conductive post is disposed; a second semiconductor chip disposed above the first semiconductor chip and having a second active surface on which a first conductor is disposed; and a first encapsulant disposed on the redistribution circuit structure and encapsulating at least the first semiconductor chip, wherein the first conductive post and the first conductor are aligned and bonded to each other to electrically connect the first semiconductor chip and the second semiconductor chip.Type: GrantFiled: October 8, 2020Date of Patent: February 21, 2023Assignee: Industrial Technology Research InstituteInventors: Yu-Min Lin, Ang-Ying Lin, Sheng-Tsai Wu, Chao-Jung Chen, Tzu-Hsuan Ni, Shin-Yi Huang, Yuan-Yin Lo
-
Patent number: 11581297Abstract: A memory device includes first and second semiconductor layers. The first semiconductor layer includes wordlines and bitlines, an upper substrate, and a memory cell array. The memory cell array includes a memory blocks. The second semiconductor layer includes a lower substrate, and an address decoder. Each memory block includes a core region including a memory cells, a first extension region adjacent to a first side of the core region and including a plurality of wordline contacts, and a second extension region adjacent to a second side of the core region and including an insulating mold structure. The second extension region includes step zones and at least one flat zone. Through-hole vias penetrating the insulating mold structure are in the flat zone. The wordlines and the address decoder are electrically connected with each other by at least the through-hole vias.Type: GrantFiled: September 21, 2020Date of Patent: February 14, 2023Assignee: Samsung Electronics Co., Ltd.Inventors: Yonghyuk Choi, Bongsoon Lim, Hongsoo Jeon, Jaeduk Yu
-
Patent number: 11580428Abstract: Various systems and methods of initiating and performing contextualized AI inferencing, are described herein. In an example, operations performed with a gateway computing device to invoke an inferencing model include receiving and processing a request for an inferencing operation, selecting an implementation of the inferencing model on a remote service based on a model specification and contextual data from the edge device, and executing the selected implementation of the inferencing model, such that results from the inferencing model are provided back to the edge device. Also in an example, operations performed with an edge computing device to request an inferencing model include collecting contextual data, generating an inferencing request, transmitting the inference request to a gateway device, and receiving and processing the results of execution. Further techniques for implementing a registration of the inference model, and invoking particular variants of an inference model, are also described.Type: GrantFiled: February 10, 2022Date of Patent: February 14, 2023Assignee: Intel CorporationInventors: Francesc Guim Bernat, Suraj Prabhakaran, Kshitij Arun Doshi, Da-Ming Chiang, Joe Cahill
-
Patent number: 11573798Abstract: Disclosed herein are stacked transistors with different gate lengths in different device strata, as well as related methods and devices. In some embodiments, an integrated circuit structure may include stacked strata of transistors, with two different device strata having different gate lengths.Type: GrantFiled: March 1, 2019Date of Patent: February 7, 2023Assignee: Intel CorporationInventors: Aaron D. Lilak, Gilbert W. Dewey, Willy Rachmady, Rishabh Mehandru, Ehren Mannebach, Cheng-Ying Huang, Anh Phan, Patrick Morrow
-
Patent number: 11574876Abstract: A method of forming a charge pattern on a microchip includes depositing a material on the surface of the microchip, and immersing the microchip in a fluid to develop charge in or on the material through interaction with the surrounding fluid.Type: GrantFiled: June 14, 2018Date of Patent: February 7, 2023Assignee: PALO ALTO RESEARCH CENTER INCORPORATEDInventors: Eugene M. Chow, JenPing Lu, Armin R. Volkel, Bing R. Hsieh, Gregory L. Whiting, Sean E. Doris
-
Patent number: 11569139Abstract: A method includes providing a first wafer including a respective set of first metal bonding pads and at least one first alignment diagnostic structure, providing a second wafer including a respective set of second metal bonding pads and a respective set of second alignment diagnostic structures, overlaying the first wafer and the second wafer, measuring at least one of a current, voltage or contact resistance between the first alignment diagnostic structures and the second alignment diagnostic structures to determine an overlay offset, and bonding the second wafer to the first wafer.Type: GrantFiled: March 8, 2021Date of Patent: January 31, 2023Assignee: WESTERN DIGITAL TECHNOLOGIES, INC.Inventors: Ikue Yokomizo, Michiaki Sano, Kazuto Watanabe, Hajime Yamamoto, Takashi Yamaha, Koichi Ito, Katsuya Kato, Ryo Hiramatsu, Hiroshi Sasaki, Akihiro Tobioka, Liang Li
-
Patent number: 11559915Abstract: Method and calculating unit for curve sawing of a block in a cutting direction with at least a first circular saw blade. The method comprises determining a radius of the curve sawing, by measuring the curvature of the block in the direction of cutting; calculating a vertical inclination angle of the first circular saw blade in a vertical plane relative to the cutting direction in the block, based on the determined radius of the curve sawing; inclining the first circular saw blade with the calculated vertical inclination angle; and sawing the block in the cutting direction with the inclined first circular saw blade along the determined radius of the curve sawing.Type: GrantFiled: December 13, 2018Date of Patent: January 24, 2023Assignee: USNR ABInventor: Mats Ekevad
-
Patent number: 11562899Abstract: A method for transferring a thin layer onto a destination substrate having a face with an adhesive layer includes formation of a polymer material interface layer on a second face of a thin layer, opposite a first face on which an adhesive is present. The method also includes assembly by gluing the interface layer and the adhesive layer and separation of the thin layer relative to a temporary support.Type: GrantFiled: December 8, 2017Date of Patent: January 24, 2023Assignee: COMMISSARIAT A L'ENERGIE ATOMIQUE ET AUX ENERGIES ALTERNATIVESInventors: Pierre Montmeat, Frank Fournel
-
Patent number: 11557513Abstract: A method for fabricating a semiconductor device includes forming a first wiring layer, the first wiring layer including a first metal wiring and a first interlayer insulating film wrapping the first metal wiring on a substrate, forming a first via layer, the first via layer including a first via that is in electrical connection with the first metal wiring, and a second interlayer insulating film wrapping the first via on the first wiring layer, and forming a second wiring layer, the second wiring layer including a second metal wiring that is in electrical connection with the first via, and a third interlayer insulating film wrapping the second metal wiring on the first via layer, wherein the third interlayer insulating film contains deuterium and is formed through chemical vapor deposition using a first gas containing deuterium and a second gas containing hydrogen.Type: GrantFiled: March 29, 2021Date of Patent: January 17, 2023Assignee: Samsung Electronics Co., Ltd.Inventors: Moon Keun Kim, Jae Wha Park, Jun Kwan Kim, Hyo Jeong Moon, Seung Jong Park, Seul Gi Bae
-
Patent number: 11557570Abstract: Embodiments of 3D memory devices and methods for forming the same are disclosed. In an example, a method for forming a 3D memory device is disclosed. A sacrificial layer on a substrate, an N-type doped semiconductor layer on the sacrificial layer, and a dielectric stack on the N-type doped semiconductor layer are subsequently formed. A channel structure extending vertically through the dielectric stack and the N-type doped semiconductor layer is formed. The dielectric stack is replaced with a memory stack, such that the channel structure extends vertically through the memory stack and the N-type doped semiconductor layer. The substrate and the sacrificial layer are removed to expose an end of the channel structure. Part of the channel structure abutting the N-type doped semiconductor layer is replaced with a semiconductor plug.Type: GrantFiled: June 26, 2020Date of Patent: January 17, 2023Assignee: YANGTZE MEMORY TECHNOLOGIES CO., LTD.Inventors: Kun Zhang, Wenxi Zhou, Zhiliang Xia, Zongliang Huo
-
Patent number: 11557580Abstract: A mass transfer method includes providing a transfer unit and a semiconductor carrying unit connected therewith, removing an element supporting structure of the semiconductor carrying unit from micro semiconductor elements of the semiconductor carrying unit, partially removing the photosensitive layer to form connecting structures, connecting a package substrate with electrodes of the micro semiconductor elements, breaking the connecting structures to separate the micro semiconductor elements from the transfer substrate. A mass transfer device is also disclosed.Type: GrantFiled: September 10, 2021Date of Patent: January 17, 2023Assignee: Xiamen Sanan Optoelectronics Technology Co., Ltd.Inventors: Zhibai Zhong, Chia-En Lee, Jinjian Zheng, Jiansen Zheng, Chen-Ke Hsu, Junyong Kang
-
Patent number: 11557594Abstract: The present disclosure provides a method of manufacturing a semiconductor device. The method includes steps of creating at least one trench in a substrate; depositing a conductive material to partially fill the trench; and forming an insulative piece in the trench and extending into the conductive material.Type: GrantFiled: October 22, 2021Date of Patent: January 17, 2023Assignee: NANYA TECHNOLOGY CORPORATIONInventor: Chih-Wei Huang
-
Patent number: 11552214Abstract: A lift-off method includes a relocation substrate joining step of joining a relocation substrate to a surface of an optical device layer of an optical device wafer with a joining member interposed therebetween, thereby forming a composite substrate, a buffer layer breaking step of applying a pulsed laser beam having a wavelength transmittable through an epitaxy substrate and absorbable by a buffer layer to the buffer layer from a reverse side of the epitaxy substrate of the optical device wafer of the composite substrate, thereby breaking the buffer layer, and an optical device layer relocating step of peeling off the epitaxy substrate from the optical device layer, thereby relocating the optical device layer to the relocation substrate. In the buffer layer breaking step, irradiating conditions of the pulsed la-ser beam are changed for respective ring-shaped areas of the buffer layer, and the pulsed laser beam is applied to the optical device wafer under the changed irradiating conditions.Type: GrantFiled: June 9, 2021Date of Patent: January 10, 2023Assignee: DISCO CORPORATIONInventors: Tasuku Koyanagi, Junya Mimura
-
Patent number: 11545402Abstract: A semiconductor wafer according to the present embodiment is a semiconductor wafer having a first face. A plurality of chip structures are provided on a plurality of chip regions of the first face. A test structure is provided on dicing regions between adjacent ones of the chip regions. The chip structures each comprise first integrated circuits provided on the semiconductor wafer, and a first stacked body provided above the first integrated circuits and including a plurality of first layers and a plurality of second layers different from the first layers alternately stacked. The test structure comprises second integrated circuits provided on the semiconductor wafer, and a second stacked body provided above the second integrated circuits and including the first layers and the second layers alternately stacked.Type: GrantFiled: December 7, 2020Date of Patent: January 3, 2023Assignee: Kioxia CorporationInventors: Hiromitsu Harashima, Yasushi Kameda
-
Patent number: 11545464Abstract: Embodiments described herein provide techniques for testing a semiconductor package by using a diode to couple a test pad to a contact pad. In one scenario, a package comprises a die stack comprising one or more dies and a molding compound encapsulating the die stack. In this package, a substrate is over the molding compound. Also, a test pad and a contact pad are on a surface of the substrate. The contact pad is coupled to the die stack. A diode couples the test pad to the contact pad. In one example, the test pad is coupled to a P side of the diode's P-N junction and the contact pad is coupled to an N side of the diode's P-N junction. In operation, current can flow from the test pad through the contact pad (and the die stack), but current cannot flow from the contact pad through the test pad.Type: GrantFiled: December 28, 2018Date of Patent: January 3, 2023Assignee: Intel CorporationInventors: Yi Xu, Hyoung Il Kim, Florence Pon
-
Patent number: 11538681Abstract: An epitaxy substrate and a method of manufacturing the same are provided. The epitaxy substrate includes a silicon substrate and a silicon carbide layer. The silicon substrate has a first surface and a second surface opposite to each other, and the first surface is an epitaxy surface. The silicon carbide layer is located in the silicon substrate, and a distance between the silicon carbide layer and the first surface is between 100 angstroms (?) and 500 angstroms.Type: GrantFiled: July 16, 2019Date of Patent: December 27, 2022Assignee: GlobalWafers Co., Ltd.Inventors: Ying-Ru Shih, Chih-Yuan Chuang, Chun-I Fan, Wen-Ching Hsu
-
Patent number: 11535931Abstract: There is provided a technique that includes executing a process recipe for processing a substrate; and executing a correction recipe for checking a characteristic value of a supply valve installed at a process gas supply line, wherein the act of executing the correction recipe comprises: supplying an inert gas into the process gas supply line for a certain period of time in a state where an adjusting valve that is installed at an exhaust portion of a process furnace and adjusts an internal pressure of the process furnace is fully opened; detecting a pressure value in a supply pipe provided with the supply valve while supplying the inert gas into the process gas supply line in the state where the adjusting valve is fully opened; and calculating the characteristic value of the supply valve based on the detected pressure value.Type: GrantFiled: June 25, 2019Date of Patent: December 27, 2022Assignee: KOKUSAI ELECTRIC CORPORATIONInventors: Masaya Nishida, Nobuhito Shima, Akihiro Sato, Yosuke Kuwata, Kenichi Maeda
-
Patent number: 11532540Abstract: A method includes forming a buffer dielectric layer over a carrier, and forming a first dielectric layer and a first redistribution line over the buffer dielectric layer. The first redistribution line is in the first dielectric layer. The method further includes performing a planarization on the first dielectric layer to level a top surface of the first dielectric layer, forming a metal post over and electrically coupling to the first redistribution line, and encapsulating the metal post in an encapsulating material. The encapsulating material contacts a top surface of the planarized top surface of the first dielectric layer.Type: GrantFiled: July 13, 2020Date of Patent: December 20, 2022Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Po-Han Wang, Yu-Hsiang Hu, Hung-Jui Kuo, Chen-Hua Yu
-
Patent number: 11532589Abstract: In one embodiment, a semiconductor wafer includes a first substrate, a first insulator provided on the first substrate, and a plurality of first pads provided in the first insulator. The wafer further includes a second insulator provided on the first insulator, a plurality of second pads provided on the first pads in the second insulator, a stacked film alternately including a plurality of first insulating layers and a plurality of second insulating layers provided in the second insulator, and a second substrate provided on the second insulator. Furthermore, the first insulator and the second insulator are connected to each other between an edge face of the first insulator and an edge face of the second insulator, and the second insulator intervenes between the first insulator and the stacked film at the edge faces of the first and second insulators.Type: GrantFiled: September 2, 2020Date of Patent: December 20, 2022Assignee: Kioxia CorporationInventors: Jun Iijima, Hiroshi Nakaki