Patents Examined by Christina Sylvia
-
Patent number: 11658269Abstract: A light-emitting device includes a semiconductor stack including a first semiconductor layer, a second semiconductor layer, and an active layer between the first semiconductor layer and the second semiconductor layer; one or multiple vias penetrating the active layer and the second semiconductor layer to expose the first semiconductor layer; a first contact layer covering the one or multiple vias; a third insulating layer including a first group of one or multiple third insulating openings on the second semiconductor layer to expose the first contact layer; a first pad on the semiconductor stack and covering the first group of one or multiple third insulating openings; and a second pad on the semiconductor stack and separated from the first pad with a distance, wherein the second pad is formed at a position other than positions of the one or multiple vias in a top view of the light-emitting device.Type: GrantFiled: March 19, 2021Date of Patent: May 23, 2023Assignee: EPISTAR CORPORATIONInventors: Chao-Hsing Chen, Jia-Kuen Wang, Tzu-Yao Tseng, Bo-Jiun Hu, Tsung-Hsun Chiang, Wen-Hung Chuang, Kuan-Yi Lee, Yu-Ling Lin, Chien-Fu Shen, Tsun-Kai Ko
-
Patent number: 11649539Abstract: A deposition mask group includes a first deposition mask having two or more first through holes arranged along two different directions, a second deposition mask having two or more second through holes arranged along two different directions and a third deposition mask having two or more third through holes. The first through hole and the second through hole or the third through hole partly overlap when the first deposition mask, the second deposition mask and the third deposition mask are overlapped.Type: GrantFiled: July 12, 2021Date of Patent: May 16, 2023Assignee: Dai Nippon Printing Co., Ltd.Inventors: Takuya Higuchi, Hiromitsu Ochiai, Hiroki Oka
-
Patent number: 11653540Abstract: A display device including a plurality of pixels arranged in a matrix, a substrate, a first anode disposed on the substrate, and a plurality of opaque conductive layers disposed between the substrate and the first anode, in which the pixels include an opening pixel including a first anode arrangement region, a pinhole region located around the first anode arrangement region and surrounded by the first anode, and a first anode non-arrangement region including an exposed region located outside the first anode, and in a plan view, the opaque conductive layers completely cover the exposed region and at least partially expose the pinhole region.Type: GrantFiled: August 9, 2021Date of Patent: May 16, 2023Assignee: Samsung Display Co., Ltd.Inventors: Ji Hun Ryu, Yun Ho Kim, Il Nam Kim, Eun Jin Sung
-
Patent number: 11646288Abstract: In accordance with disclosed embodiments, there is a method of integrating and accessing passive components in three-dimensional fan-out wafer-level packages. One example is a microelectronic die package that includes a die, a package substrate attached to the die on one side of the die and configured to be connected to a system board, a plurality of passive devices over a second side of the die, and a plurality of passive device contacts over a respective passive die, the contacts being configured to be coupled to a second die mounted over the passive devices and over the second side of the die.Type: GrantFiled: September 29, 2017Date of Patent: May 9, 2023Assignee: Intel CorporationInventors: Gianni Signorini, Veronica Sciriha, Thomas Wagner
-
Patent number: 11637070Abstract: A semiconductor package includes a redistribution layer having a first surface and a second surface opposite to each other, the redistribution layer including a plurality of first redistribution pads on the first surface, a semiconductor chip on the second surface of the redistribution layer, an active surface of the semiconductor chip facing the redistribution layer, a plurality of conductive structures on the second surface of the redistribution layer, the plurality of conductive structures being spaced apart from the semiconductor chip, and a plurality of external connection terminals on and coupled to the conductive structures, the plurality of first redistribution pads have a pitch smaller than a pitch of the plurality of external connection terminals.Type: GrantFiled: November 30, 2020Date of Patent: April 25, 2023Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Hae-Jung Yu, Kyung Suk Oh
-
Patent number: 11637079Abstract: A semiconductor package includes a supporting wiring structure including a first redistribution dielectric layer and a first redistribution conductive structure; a frame on the supporting wiring structure, having a mounting space and a through hole, and including a conductive material; a semiconductor chip in the mounting space and electrically connected to the first redistribution conductive structure; a cover wiring structure on the frame and the semiconductor chip and including a second redistribution dielectric layer and a second redistribution conductive structure; an antenna structure on the cover wiring structure; a connection structure extending in the through hole and electrically connecting the first redistribution conductive structure to the second redistribution conductive structure; and a dielectric filling member between the connection structure in the through hole and the frame and surrounding the semiconductor chip, the frame, and the connection structure.Type: GrantFiled: March 19, 2021Date of Patent: April 25, 2023Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Yongkoon Lee, Jingu Kim, Sangkyu Lee, Seokkyu Choi
-
Patent number: 11621229Abstract: A wiring structure and a method for manufacturing the same are provided. The wiring structure includes a substrate structure, a redistribution structure, an adhesive layer and at least one conductive pillar. The redistribution structure includes at least one dielectric layer. The at least one dielectric layer defines at least one through hole extending through the dielectric layer. The adhesive layer is disposed between the redistribution structure and the substrate structure and bonds the redistribution structure and the substrate structure together. The at least one conductive pillar extends through the redistribution structure and the adhesive layer and is electrically connected to the substrate structure. A portion of the at least one conductive pillar is disposed in the through hole of the at least one dielectric layer.Type: GrantFiled: October 15, 2020Date of Patent: April 4, 2023Assignee: ADVANCED SEMICONDUCTOR ENGINEERING, INC.Inventors: Syu-Tang Liu, Huang-Hsien Chang
-
Patent number: 11616051Abstract: A semiconductor package device includes a first semiconductor package, a second semiconductor package, and first connection terminals between the first and second semiconductor packages. The first semiconductor package includes a lower redistribution substrate, a semiconductor chip, and an upper redistribution substrate vertically spaced apart from the lower redistribution substrate across the semiconductor chip. The upper redistribution substrate includes a dielectric layer, redistribution patterns vertically stacked in the dielectric layer and each including line and via parts, and bonding pads on uppermost redistribution patterns. The bonding pads are exposed from the dielectric layer and in contact with the first connection terminals. A diameter of each bonding pad decreases in a first direction from a central portion at a top surface of the upper redistribution substrate to an outer portion at the top surface thereof. A thickness of each bonding pad increases in the first direction.Type: GrantFiled: April 26, 2021Date of Patent: March 28, 2023Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Dongkyu Kim, Seokhyun Lee, Yeonho Jang, Jaegwon Jang
-
Patent number: 11616034Abstract: An integrated circuit structure is provided. The integrated circuit structure includes a die that contains a substrate, an interconnection structure, active connectors and dummy connectors. The interconnection structure is disposed over the substrate. The active connectors and the dummy connectors are disposed over the interconnection structure. The active connectors are electrically connected to the interconnection structure, and the dummy connectors are electrically insulated from the interconnection structure.Type: GrantFiled: March 19, 2021Date of Patent: March 28, 2023Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Yi-Chao Mao, Chin-Chuan Chang, Szu-Wei Lu, Kun-Tong Tsai, Hung-Chih Chen
-
Patent number: 11605612Abstract: The present disclosure provides a method of manufacturing a semiconductor package assembly. The method includes steps of providing a plurality of first dies arranged horizontally; forming a redistribution layer on the first dies and the first insulative material, wherein the redistribution layer is divided into a first segment and a second segment electrically isolated from the first segment; mounting a plurality of second dies on the first segment of the redistribution layer; depositing a second insulative layer on the second dies and the redistribution layer; and forming a plurality of conductive plugs penetrating through the second insulative material and contacting the second segment of the redistribution layer.Type: GrantFiled: November 5, 2021Date of Patent: March 14, 2023Assignee: NANYA TECHNOLOGY CORPORATIONInventor: Shing-Yih Shih
-
Patent number: 11598742Abstract: Described examples include a sensor device having at least one conductive elongated first pillar positioned on a central pad of a first conductor layer over a semiconductor substrate, the first pillar extending in a first direction normal to a plane of a surface of the first conductor layer. Conductive elongated second pillars are positioned in normal orientation on a second conductor layer over the semiconductor substrate, the conductive elongated second pillars at locations coincident to via openings in the first conductor layer. The second conductor layer is parallel to and spaced from the first conductor layer by at least an insulator layer, the conductive elongated second pillars extending in the first direction through a respective one of the via openings. The at least one conductive elongated first pillar is spaced from surrounding conductive elongated second pillars by gaps.Type: GrantFiled: December 29, 2020Date of Patent: March 7, 2023Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Enis Tuncer, Vikas Gupta
-
Organic light emitting display device and method for repairing organic light emitting display device
Patent number: 11594586Abstract: An organic light emitting display device including a plurality of pixels having a first sub-pixel and a second sub-pixel comprises a base substrate; a first anode disposed on the base substrate in the first sub-pixel; a second anode disposed on the base substrate in the second sub-pixel; an anode connection part connected to the first and second anodes; a driving transistor including a drain electrode that contacts the anode connection part and switching a driving power supplied to the first and second anodes; an organic light emitting layer disposed on the first and second anodes; a cathode disposed on the organic light emitting layer; and a dummy repair part including a plurality of metal layers overlapping each other with an insulating film interposed therebetween in a laser irradiation area, wherein at least one metal layer among the plurality of metal layers contacts the drain electrode and the cathode has an opened shape in the laser irradiation area.Type: GrantFiled: September 24, 2021Date of Patent: February 28, 2023Assignee: LG DISPLAY CO., LTD.Inventor: HeeSuk Pang -
Patent number: 11581503Abstract: Provided is a light-emitting diode and a method for preparing the same. The light-emitting diode includes an anode, a hole transport layer, a perovskite light-emitting layer, an electron transport layer and a cathode stacked in sequence, in which the perovskite light-emitting layer includes a first sublayer and a second sublayer stacked in sequence, with a material for forming the first sublayer including an inorganic perovskite material, and with a material for forming the second sublayer being an organic perovskite material.Type: GrantFiled: March 25, 2021Date of Patent: February 14, 2023Assignees: BEIJING BOE DISPLAY TECHNOLOGY CO., LTD., BOE TECHNOLOGY GROUP CO.. LTD.Inventors: Ruipeng Xu, Lifu Wang, Yanping Wang, Peng Zhou
-
Patent number: 11566316Abstract: A deposition mask group includes a first deposition mask having two or more first through holes arranged along two different directions, a second deposition mask having two or more second through holes arranged along two different directions and a third deposition mask having two or more third through holes. The first through hole and the second through hole or the third through hole partly overlap when the first deposition mask, the second deposition mask and the third deposition mask are overlapped.Type: GrantFiled: December 15, 2021Date of Patent: January 31, 2023Assignee: Dai Nippon Printing Co., Ltd.Inventors: Takuya Higuchi, Hiromitsu Ochiai, Hiroki Oka
-
Patent number: 11557568Abstract: A package includes at least one memory component and an insulating encapsulation. The at least one memory component includes a stacked memory structure and a plurality of conductive posts. The stacked memory structure is laterally encapsulated in a molding compound. The conductive posts are disposed on an upper surface of the stacked memory structure. The upper surface of the stacked memory structure is exposed from the molding compound. The insulating encapsulation encapsulates the at least one memory component. The top surfaces of the conductive posts are exposed form the insulating encapsulation. A material of the molding compound is different a material of the insulating encapsulation.Type: GrantFiled: February 26, 2020Date of Patent: January 17, 2023Assignee: Taiwan Semiconductor Manufacturing Company. Ltd.Inventors: Chih-Wei Wu, Szu-Wei Lu, Ying-Ching Shih
-
Patent number: 11557581Abstract: A method is provided. A bottom tier package structure is bonded to a support substrate through a first bonding structure, wherein the bottom tier package structure includes a first semiconductor die encapsulated by a first insulating encapsulation, and the first bonding structure includes stacked first dielectric layers and at least one stacked first conductive features penetrating through the stacked first dielectric layers. The support substrate is placed on a grounded stage such that the first semiconductor die is grounded through the at least one first stacked conductive features, the support substrate and the grounded stage. A second semiconductor die is bonded to the bottom tier package structure through a second bonding structure, wherein the second bonding structure includes stacked second dielectric layers and at least one stacked second conductive features penetrating through the stacked second dielectric layers. The second semiconductor die is encapsulated with a second insulating encapsulation.Type: GrantFiled: May 26, 2020Date of Patent: January 17, 2023Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Hsien-Wei Chen, Jie Chen, Ming-Fa Chen
-
Patent number: 11552024Abstract: A method of manufacturing semiconductor devices, such as integrated circuits includes arranging one or more semiconductor dice on a support surface. Laser direct structuring material is molded onto the support surface having the semiconductor die/dice arranged thereon. Laser beam processing is performed on the laser direct structuring material molded onto the support surface having the semiconductor die/dice arranged thereon to provide electrically conductive formations for the semiconductor die/dice arranged on the support surface. The semiconductor die/dice provided with the electrically-conductive formations are separated from the support surface.Type: GrantFiled: August 11, 2020Date of Patent: January 10, 2023Assignee: STMicroelectronics S.r.l.Inventors: Federico Giovanni Ziglioli, Alberto Pintus, Michele Derai, Pierangelo Magni
-
Patent number: 11538798Abstract: A semiconductor package includes a first redistribution substrate, a first semiconductor chip mounted on the first redistribution substrate, a first molding layer on the first redistribution substrate and covering a top surface and lateral surfaces of the first semiconductor chip, a second redistribution substrate on the first molding layer, and an adhesive film between the second redistribution substrate and the first molding layer. The adhesive film is spaced apart from the first semiconductor chip and covers a top surface of the first molding layer. A lateral surface of the adhesive film is coplanar with a lateral surface of the second redistribution substrate.Type: GrantFiled: February 25, 2021Date of Patent: December 27, 2022Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Hyeonjeong Hwang, Kyoung Lim Suk, Seokhyun Lee, Jaegwon Jang
-
Patent number: 11538772Abstract: The present disclosure provides an antenna module. The antenna module includes a first layer, a second layer, a first antenna, and a second antenna. The first layer has a first dielectric constant. The second layer is adjacent to the first layer. The second layer has a second Dk lower than the first Dk. The first antenna is disposed on the first layer and is configured for operating at a first frequency. The second antenna is disposed on the second layer and is configured for operating at a second frequency higher than the first frequency.Type: GrantFiled: November 19, 2020Date of Patent: December 27, 2022Assignee: ADVANCED SEMICONDUCTOR ENGINEERING, INC.Inventors: Cheng-Yu Ho, Meng-Wei Hsieh
-
Patent number: 11527441Abstract: A method for producing a detachment area in a solid body in described. The solid body has a crystal lattice and is at least partially transparent to laser beams emitted by a laser. The method includes: modifying the crystal lattice of the solid by a laser beam, wherein the laser beam penetrates through a main surface of a detachable solid portion of the solid body, wherein a plurality of modifications are produced in the crystal lattice, wherein the modification are formed in a plane parallel to the main surface and at a distance from one another, wherein as a result of the modifications, the crystal lattice cracks the regions surrounding the modifications sub-critically in at least the one portion, and wherein the subcritical cracks are arranged in a plane parallel to the main surface.Type: GrantFiled: February 12, 2021Date of Patent: December 13, 2022Assignee: Siltectra GmbHInventors: Christian Beyer, Jan Richter