Patents Examined by Evan G Clinton
-
Patent number: 11721643Abstract: A package structure is provided. The package structure includes a redistribution structure and a semiconductor die over the redistribution structure, and bonding elements below the redistribution structure. The semiconductor die has a first sidewall and a second sidewall connected to each other. The bonding elements include a first row of bonding elements and a second row of bonding elements. In a plan view, the second row of bonding elements is arranged between the first row of bonding elements and an extending line of the second sidewall. A minimum distance between the second row of bonding elements and the first sidewall is greater than the minimum distance between the first row of bonding elements and the first sidewall.Type: GrantFiled: June 17, 2021Date of Patent: August 8, 2023Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Po-Chen Lai, Chin-Hua Wang, Ming-Chih Yew, Che-Chia Yang, Shu-Shen Yeh, Po-Yao Lin, Shin-Puu Jeng
-
Patent number: 11723237Abstract: An organic light-emitting display device includes: a substrate; a pixel electrode on the substrate; a pixel defining layer having a first opening exposing a center portion of the pixel electrode; a barrier layer on the pixel defining layer; an intermediate layer including a first common layer, a first emissive layer, and a second common layer sequentially arranged on the pixel electrode, the pixel defining layer, and the barrier layer; and a first opposite electrode covering the intermediate layer. The barrier layer has a second opening that is larger than the first opening and has an undercut structure.Type: GrantFiled: July 1, 2021Date of Patent: August 8, 2023Assignee: Samsung Display Co., Ltd.Inventor: Duckjung Lee
-
Patent number: 11721644Abstract: A semiconductor package and a method of forming the same are provided. The semiconductor package includes a package substrate and a semiconductor device mounted on the surface of the package substrate. A first ring is disposed over the surface of the package substrate and surrounds the semiconductor device. A second ring is disposed over the top surface of the first ring. Also, a protruding part and a matching recessed part are formed on the top surface of the first ring and the bottom surface of the second ring, respectively. The protruding part extends into and engages with the recessed part to connect the first ring and the second ring. An adhesive layer is disposed between the surface of the package substrate and the bottom surface of the first ring for attaching the first ring and the overlying second ring to the package substrate.Type: GrantFiled: July 12, 2021Date of Patent: August 8, 2023Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventors: Chien Hung Chen, Shu-Shen Yeh, Po-Chen Lai, Po-Yao Lin, Shin-Puu Jeng
-
Patent number: 11721639Abstract: Multi-component modules (MCMs) including configurable electromagnetic interference (EMI) shield structures, and related methods are disclosed. An EMI shield enclosing an IC or another electrical component in an MCM can protect other components within the MCM from EMI generated by the enclosed component. The EMI shield also protects the enclosed component from the EMI generated by other electrical components. An EMI shield with side-wall structures, in which vertical conductors supported by a wall medium electrically couple a lid of the EMI shield to a ground layer in a substrate, provides configurable EMI protection in an MCM. The EMI shield may also be employed to increase heat dissipation. The side-wall structures of the EMI shield are disposed on one or more sides of an electrical component and are configurable to provide a desired level of EMI isolation.Type: GrantFiled: June 2, 2021Date of Patent: August 8, 2023Assignee: QUALCOMM INCORPORATEDInventors: Jay Scott Salmon, Anirudh Bhat
-
Patent number: 11705365Abstract: The present disclosure relates to micro-via structures for interconnects in advanced wafer level semiconductor packaging. The methods described herein enable the formation of high-quality, low-aspect-ratio micro-via structures with improved uniformity, thus facilitating thin and small-form-factor semiconductor devices having high I/O density with improved bandwidth and power.Type: GrantFiled: May 18, 2021Date of Patent: July 18, 2023Assignee: Applied Materials, Inc.Inventors: Wei-Sheng Lei, Kurtis Leschkies, Roman Gouk, Giback Park, Kyuil Cho, Tapash Chakraborty, Han-Wen Chen, Steven Verhaverbeke
-
Patent number: 11705412Abstract: An electronic device package includes a first substrate, a second substrate and a conductive layer. The first substrate includes a first bonding pad, and a cavity exposing the first bonding pad. The second substrate is laminated on the first substrate. The second substrate includes a second bonding pad at least partially inserting into the cavity of the first substrate. The conductive layer is disposed in the cavity and at least between the first bonding pad and the second bonding pad to connect the first bonding pad and the second bonding pad.Type: GrantFiled: June 14, 2021Date of Patent: July 18, 2023Assignee: ADVANCED SEMICONDUCTOR ENGINEERING, INC.Inventors: Cheng-Nan Lin, Wei-Tung Chang, Jen-Chieh Kao, Huei-Shyong Cho
-
Patent number: 11688675Abstract: Various noise isolation structures and methods for fabricating the same are presented. In one example, a substrate for chip package is provided. The substrate includes a core region, top build-up layers and bottom build-up layers. The top build-up layers are formed on a first side of the core region and the bottom build-up layers are formed on a second side of the core region that is opposite the first side. Routing circuitry formed in the bottom build-up layers is coupled to routing circuitry formed in the top build-up layers by vias formed through the core region. A void is formed in the bottom build-up layers. The void is configured as a noise isolation structure. The void has a sectional area that is different in at least two different distances from the core region.Type: GrantFiled: May 7, 2021Date of Patent: June 27, 2023Assignee: XILINX, INC.Inventors: Frank Peter Lambrecht, Po-Wei Chiu, Hong Shi
-
Patent number: 11688657Abstract: In one example, a semiconductor device includes a substrate having a substrate first side, a substrate second side opposite to the substrate first side, and a conductive structure including internal terminals over the substrate first side; and external terminals over the substrate second side and coupled to the internal terminals. An electronic component includes an electronic component first side, an electronic component second side opposite to the electronic component first side, and an electronic component lateral side connecting the electronic component first side to the electronic component second side. The electronic component second side is coupled to one or more of the internal terminals. A guide structure is over the substrate first side and can include an inner portion that is laterally inward from the electronic component lateral side and an outer portion that is laterally outward from the electronic component lateral side.Type: GrantFiled: February 10, 2021Date of Patent: June 27, 2023Assignee: Amkor Technology Singapore Holding Pte. Ltd.Inventors: Wang Gu Lee, Gam Han Yong, Ju Hong Shin, Ji Hun Yi
-
Patent number: 11682630Abstract: A semiconductor package including a redistribution substrate including an insulating layer and redistribution patterns in the insulating layer may be provided. Each of the redistribution patterns may include a via portion, a pad portion vertically overlapping the via portion, and a line portion extending from the pad portion. The via portion, the pad portion, and the line portion may be connected to each other to form a single object. A level of a bottom surface of the pad portion may be lower than a level of a bottom surface of the line portion. A width of the line portion may have a largest value at a level between a top surface of the line portion and the bottom surface of the line portion.Type: GrantFiled: June 16, 2021Date of Patent: June 20, 2023Assignee: Samsung Electronics Co., Ltd.Inventors: Ju-Il Choi, Gyuho Kang, Un-Byoung Kang, Byeongchan Kim, Junyoung Park, Jongho Lee, Hyunsu Hwang
-
Patent number: 11682648Abstract: Disclosed are semiconductor devices and methods of fabricating the same. The method comprises providing a carrier substrate that includes a conductive layer, placing a semiconductor die on the carrier substrate, forming an insulating layer to cover the semiconductor die on the carrier substrate, forming a via hole to penetrate the insulating layer at a side of the semiconductor die and to expose the conductive layer of the carrier substrate, performing a plating process in which the conductive layer of the carrier substrate is used as a seed to form a via filling the via hole, forming a first redistribution layer on a first surface of the semiconductor die and the insulating layer, removing the carrier substrate, and forming a second redistribution layer on a second surface of the semiconductor die and the insulating layer, the first surface and the second surface being located opposite each other.Type: GrantFiled: October 14, 2020Date of Patent: June 20, 2023Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Changbo Lee, Kwanhoo Son, Joon Seok Oh
-
Patent number: 11680312Abstract: Methods of depositing a metal film with high purity are discussed. A catalyst enhanced CVD process is utilized comprising an alkyl halide catalyst soak and a precursor exposure. The precursor comprises a metal precursor having the general formula (I): M-L1(L2)y, wherein M is a metal, L1 is an aromatic ligand, L2 is an aliphatic ligand, and y is a number in the range of from 2 to 8 to form a metal film on the substrate surface, wherein the L2 comprises 1,5-hexdiene, 1,4-hexadiene, and less than 5% of 1,3-hexadiene. Selective deposition of a metal film with high purity on a metal surface over a dielectric surface is described.Type: GrantFiled: June 27, 2022Date of Patent: June 20, 2023Assignee: Applied Materials, Inc.Inventors: Byunghoon Yoon, Seshadri Ganguli, Xi Cen
-
Patent number: 11676915Abstract: A semiconductor package including a redistribution substrate with a first insulating layer, one or more second insulating layers on the first insulating layer, and a plurality of redistribution layers. The first insulating layer includes a first photosensitive resin having an elongation of 60% or more and toughness of 70 mJ/mm3 or more. The one or more second insulating layers include a second photosensitive resin having an elongation in a range of 10% to 40% and toughness of 40 mJ/mm3.Type: GrantFiled: April 27, 2021Date of Patent: June 13, 2023Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Taesung Jeong, Doohwan Lee, Hongwon Kim, Junggon Choi
-
Patent number: 11670539Abstract: A method of making a semiconductor arrangement includes forming a first layer of molecular ions in a first wafer interface region of a first wafer, forming a second layer of molecular ions in a second wafer interface region of a second wafer, forming a first molecular bond connecting the first wafer interface region to the second wafer interface region by applying pressure to at least one of the first wafer or the second wafer in a direction toward the first wafer interface region and the second wafer interface region, and annealing the first wafer and the second wafer to form a second molecular bond connecting the first wafer interface region to the second wafer interface region.Type: GrantFiled: February 22, 2021Date of Patent: June 6, 2023Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Ming-Che Lee, Sheng-Chau Chen, Cheng-Hsien Chou, Cheng-Yuan Tsai
-
Patent number: 11670563Abstract: A semiconductor device has a heat spreader with an opening formed through the heat spreader. The heat spreader is disposed over a substrate with a semiconductor die disposed on the substrate in the opening. A thermally conductive material, e.g., adhesive or an elastomer plug, is disposed in the opening between the heat spreader and semiconductor die. A conductive layer is formed over the substrate, heat spreader, and thermally conductive material.Type: GrantFiled: June 24, 2021Date of Patent: June 6, 2023Assignee: STATS ChipPAC Pte. Ltd.Inventors: KyungOe Kim, Wagno Alves Braganca, Jr., DongSam Park
-
Patent number: 11670629Abstract: A semiconductor package is provided. The semiconductor package comprising a first redistribution structure comprising a first redistribution pattern; a first semiconductor chip on the first redistribution structure, the first semiconductor chip comprising a semiconductor substrate comprising a first surface and a second surface, a first back end of line (BEOL) structure on the first surface of the semiconductor substrate and comprising a first interconnect pattern, and a second BEOL structure on the second surface of the semiconductor substrate and comprising a second interconnect pattern; a molding layer covering a sidewall of the first semiconductor chip; a second redistribution structure on the first semiconductor chip and the molding layer and comprising a second redistribution pattern electrically connected to the second interconnect pattern.Type: GrantFiled: March 3, 2021Date of Patent: June 6, 2023Assignee: Samsung Electronics Co., Ltd.Inventors: Seho You, Kyounglim Suk
-
Patent number: 11670601Abstract: A method includes forming a first dielectric layer, forming a first redistribution line comprising a first via extending into the first dielectric layer, and a first trace over the first dielectric layer, forming a second dielectric layer covering the first redistribution line, and patterning the second dielectric layer to form a via opening. The first redistribution line is revealed through the via opening. The method further includes forming a second via in the second dielectric layer, and a conductive pad over and contacting the second via, and forming a conductive bump over the conductive pad. The conductive pad is larger than the conductive bump, with a first center of conductive pad being offsetting from a second center of the conductive bump. The second via is further offset from the second center of the conductive bump.Type: GrantFiled: December 18, 2020Date of Patent: June 6, 2023Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventors: Shu-Shen Yeh, Che-Chia Yang, Chin-Hua Wang, Po-Yao Lin, Shin-Puu Jeng, Chia-Hsiang Lin
-
Patent number: 11665894Abstract: A microelectronic device comprises a stack structure comprising blocks separated from one another by dielectric slot structures. At least one of the blocks comprises two crest regions, a stadium structure interposed between the two crest regions in a first horizontal direction, and two bridge regions neighboring opposing sides of the stadium structure in a second horizontal direction. A filled trench vertically overlies and is within horizontal boundaries of the stadium structure of the at least one of the blocks. The filled trench comprises a dielectric liner material on the opposing staircase structures of the stadium structure and on inner sidewalls of the two bridge regions, and dielectric structures on and having a different material composition than the dielectric liner material. The dielectric structures are substantially confined within horizontal areas of the steps of the stadium structure. Memory devices, electronic systems, and methods of forming microelectronic devices are also described.Type: GrantFiled: March 4, 2021Date of Patent: May 30, 2023Assignee: Micron Technology, Inc.Inventors: Christopher J. Larsen, Lifang Xu
-
Patent number: 11664301Abstract: The present disclosure provides a semiconductor device package. The semiconductor device package includes a substrate having a first surface and a second surface opposite to the first surface of the substrate. The substrate has a through opening extending between the first surface of the substrate and the second surface of the substrate. The semiconductor device package also includes a conductive pad in the through opening and approximal to the second surface of the substrate. The conductive pad has a first surface and a second surface opposite to the first surface of the conductive pad. The semiconductor device package also includes a conductive pillar in contact with the first surface of the conductive pad. The second surface of the conductive pad protrudes from the second surface of the substrate. A method of manufacturing a semiconductor device package is also disclosed.Type: GrantFiled: March 18, 2021Date of Patent: May 30, 2023Assignee: ADVANCED SEMICONDUCTOR ENGINEERING, INC.Inventors: You-Lung Yen, Bernd Karl Appelt
-
Patent number: 11658036Abstract: An apparatus for processing a substrate is provided. The apparatus includes a chamber having at least one gas inlet and at least one gas outlet, a substrate support in the chamber, a plasma generator and a controller configured to cause (a) placing a substrate on the substrate support, the substrate including a target layer having a recess, (b) exposing the substrate to a silicon-containing precursor, thereby forming an adsorption layer on a sidewall of the recess, (c) generating a plasma from a gas mixture in the chamber, the gas mixture including an oxygen-containing gas and a halogen-containing gas, (d) exposing the substrate to the plasma, thereby forming a protection layer on the adsorption layer while etching a bottom of the recess and (e) repeating (b) to (d) in sequence.Type: GrantFiled: June 2, 2022Date of Patent: May 23, 2023Assignee: TOKYO ELECTRON LIMITEDInventors: Masahiro Tabata, Yoshihide Kihara
-
Patent number: 11658081Abstract: A semiconductor apparatus includes a mounting board, a system on chip (SOC) package and a memory package which are provided on the mounting board. The SOC package includes a semiconductor chip and a package substrate on which the semiconductor chip is mounted. The semiconductor apparatus further includes a signal wiring line through which a signal between the semiconductor chip and the memory package is transmitted, being provided on the package substrate and in the mounting board and a measurement terminal connected to the signal wiring line on main surface of the package substrate.Type: GrantFiled: May 21, 2021Date of Patent: May 23, 2023Assignee: RENESAS ELECTRONICS CORPORATIONInventors: Yoichi Isozumi, Takafumi Betsui, Shuuichi Kariyazaki