Abstract: In an information processing method and system including a secondary storage, a primary storage for storing data blocks of the secondary storage and a directory containing control information for the data blocks stored in the primary storage, the directory is consulted to determine whether a desired data block is in the primary storage, and if it is, the data block is read from the primary storage. The control information of the directory contains pairs of addresses on the primary storage of the data blocks stored in the primary storage and the addresses on the secondary storage.

Abstract: A computer which achieves highly parallel execution of programs in instruction flow form, as distinguished from data flow form employing a unique computer architecture in which the individual units such as, process control units, programmable function units, memory units, etc., are individually coupled together by an interconnection network as self-contained units, logically equidistant from one another in the network, to be shared by any and all resources of the computer. All communications among the units now take place on the network. The result is a highly parallel and pipelined computer capable of executing instructions or operations at or approaching full clock rates.Each process control unit initiates its assigned processes in sequence, routing the first instruction packet of each process through the network and addressed memories and function units back to the initiating process control unit where it is relinked with its process.

Abstract: An asynchronous FIFO incorporates a series of interconnected cells alternately oppositely inverted to provide forward and retrograde data paths, so as to selectively establish virtual flip flops as needed at interfaces between cells. Each cell combines an inverting amplifier for data, switch structure and a binary control for the switch structure to provide the data path. The controls are interconnected in a sequence along with logic to set the state of each control according to an instruction: copy the state of your predecessor in the sequence if the states of your predecessor and successor differ, otherwise hold your present state.

Abstract: In a multiprocessor, multiprogrammed data processing system employing virtual addressing, apparatus and method are provided for selecting a page frame in a main memory unit to be replaced by a new page frame of logic signal groups required by a processor. Rather than utilize an algorithm implemented in a series of logical decisions determined by a software procedure, the present invention provides for a single instruction that uses the status signals included with a page descriptor to address an entry in a table of resulting status signals. The relationship between the status signals and the table entries implements the algorithm. The table with entries of resulting status signals is associated with the instruction and is stored in the processor when the instruction is prepared for execution by the processor. The resulting status signals are stored with the page descriptor, replacing the original status signals.

Abstract: An editing system for use in a virtual machine environment in which two virtual machines having corresponding virtual storage areas are operatively related to one another. The editing system allows a first virtual machine to print, display, modify and otherwise control and process information stored in a second virtual machine storage area.

Abstract: An optimizer-code generator for use in a data base system. The optimizer-code generator employs a component called a scan analyzer for performing implementation-dependent analysis and providing implementation-dependent query code. The optimizer-code generator receives a query in logical tree form. It first optimizes the logical tree. In so doing, it provides information from the logical tree to the scan analyzer, which specifies what methods are available for accessing information required for the query and what each of the available methods costs. The optimizer-code generator uses the cost information in its optimization of the logical tree and specifies the access methods to be used in the logical tree. The code generator then uses the logical tree to generate query code. In so doing, it provides the specifications of the access methods to the scan analyzer, which returns query code for the access method.

Abstract: A virtual processor mechanism and specific techniques and instructions for utilizing such virtual processor mechanism within an SIMD computer having numerous processors, and each physical processor having dedicated memory associated therewith. Each physical processor is used to simulate multiple "virtual" processors, with each physical processor simulating the same number of virtual processors. The memory of each physical processor is divided into n regions of equal size, each such region being allocated to one virtual processor, where n is the number of virtual processors simulated by each physical processor. Whenever an instruction is processed, each physical processor is time-sliced among the virtual memory regions, performing the operation first as one virtual processor, then another, until the operation has been performed for all virtual processors. Physical processors are switched among the virtual processors in a completely regular, predictable, deterministic fashion.

Abstract: A data processing system includes a logical address to a physical address translator in an extended memory management unit. A 128 word memory stores task segment descriptor words which include a base address. A 16 word memory stores corresponding present bits to indicate if the addressed task segment descriptor is present in its memory. This arrangement allows a 128 word memory to be cleared in 16 memory cycles.

Abstract: A single interface circuit for use with a computer peripheral having drivers and receivers which may be configured to be compatible with either short line input/output cables or long line input/output cables. Jumpers are provided to configure the interface circuit as desired.

Abstract: Calculator having a keyboard in which one or more keys have labels created by a display and subject to changing interactively as the user desires. Typically, advanced scientific-programmable calculators may have too many functions to be adequately included on the keys of the keyboard associated therewith. In such calculators, certain functions require a plurality of keys to be actuated in order to be performed. Thus, such keyboards tend to be cluttered an confusing to the user. Thus, a keyboard is proposed having a small number of keys labeled with different functional labels as the user proceeds through a menu or tree structure containing all the desired functions. Keys in a certain group of keys on the keyboard are thereby subject to redefinition or relabeling so as to provide a variety of functions.

Abstract: A microprocessor based system (10) includes a central processing unit (CPU) (12) that controls the operation of a display (20) through a controller (22). System storage is provided with a read only memory (16) and random access memory (14). A reference clock signal is generated by a clock generator (26) which is input to a clock control circuit (24). The control circuit (24) generates a CLK signal that is connected to the clock input of the CPU (12). The control circuit (24) is operable to reduce the rate of the clock input to the CPU (12) when accessing the controller (22) which has a slower speed of operation than the random access memory (14). The control circuit (24) includes a programmable counter (38) for generating a gating signal after counting a predetermined number of cycles of the reference clock signal and initiating a count cycle only after generation of the gating signal.

Abstract: A computing system having a non-volatile memory with locations with store data and are physically accessible such that the locations can be human visually readable to determine the data values stored therein. The non-volatile memory is operatively coupled to the computing system so that the computing means can write data into the non-volatile memory.A postage meter employing this system is adapted to be energized by an external source of operating power and includes a postage printing mechanism for printing postage and a computing system coupled to said postage printing mechanism for accounting for postage printed by the printing mechanism. A non-volatile memory for storing data is operatively coupled to the computing system and includes locations for storing data, critical postage accounting and other data when the postage meter is not energized by the external source of operating power.

Abstract: An easily installable and easily expandable electromechanical memory assembly for a data processing system includes: a frame having a backplane, a plurality of printed circuit board connectors on the backplane, and conductors on the backplane which interconnect the connectors; a controller on a printed circuit board which is plugged into one of the connectors and consists essentially of logic circuitry for generating and receiving control signals on the backplane conductors; and multiple data storage units; each unit being mounted on a separate printed circuit board, plugged into a separate connector, and consisting essentially of a mechanical drive mechanism which reads data by physically moving a data storage medium past a data sensor in direct response to the control signals from the controller on the backplane conductors.

Abstract: A print engine data interface for sequentially accessing locations in a full page bit map for either retrieving the data therein and forwarding it to a print engine for subsequent printing, or for issuing a refresh command to refresh the data. A bit map address counter generates address location in the full page bit map that the print engine data interface accesses. A scan offset adjustment circuit in combination with a refresh and read/write arbitration logic circuit and the bit map address counter are provided so that the print engine data interface only accesses address locations for read/write retrieval that contain printing instructions to be forwarded to the print engine. The bit map locations that do not include printing instructions for forwarding are thus accessed only for refreshing. The print engine data interface further includes a parallel-to-serial converter unit to put the retrieved data in a form so that it can be forwarded in the usable state to the print engine.

Abstract: A coprocessor architecture specifically adapted for parallel operation as one of an array of coprocessors is described. Each of the coprocessors of the array are commonly responsive to a host processor. The coprocessor architecture preferably includes a selector for enabling the responsiveness of the coprocessor architecture to instructions from the host processor including an enabled responsiveness unique among the plurality of coprocessors and enabled responsiveness that is in common with that of the plurality of the coprocessors. The coprocessor architecture further includes a microengine for qualifying the responsiveness of the coprocessor to instructions provided by the host processor including qualification of the enabled responsiveness of the coprocessor architecture as provided for by the selector.

Abstract: A prefetching mechanism for a system having a cache has, in addition to the normal cache directory, a two-level shadow directory. When an information block is accessed, a parent identifier derived from the block address is stored in a first level of the shadow directory. The address of a subsequently accessed block is stored in the second level of the shadow directory, in a position associated with the first-level position of the respective parent identifier.With each access to an information block, a check is made whether the respective parent identifier is already stored in the first level of the shadow directory. If it is found, then a descendant address from the associated second-level position is used to prefetch an information block to the cache if it is not already resident therein. This mechanism avoids, with a high probability, the occurrence of cache misses.

Abstract: An instruction issuing mechanism for boosting throughput of processors with multiple functional units. A Dispatch Stack (DS) and a Precedence Count Memory (PCM) are employed which allow multiple instructions to be issued per machine cycle. Additionally, instructions do no have to be issued according to their order in the instruction stream, so that non-sequential instruction issuance occurs. In this system, multiple instruction issuance and non-sequential instruction issuance policies enhance the throughput of processors with multiple functional units.

Abstract: A system for creating and modifying strings of symbols in a computer storage apparatus includes a two-part cursor for guiding the operator. One cursor part indicates the exact location where entered symbols will be inserted. A second cursor part highlights a selected substring which is the object of certain commands, such as the delete command. Internally, the system provides memory management techniques for inserting and deleting symbols in response to operator commands. The display, including the two-part cursor, is derived from the memory contents with the aid of pointers, tables, and state variables.

Abstract: A task control structure for transferring tasks from a storage device to a system memory and for controlling execution of tasks, and a document manager for loading document information in the form of document data structures from the storage device to the system memory and managing access to the data structures by the tasks are using task control blocks to manage the execution of tasks and document control blocks to manage access to the document data structures by the tasks. Each document file has a document control block and the document files and the document control blocks are designed to represent and relate to the structure of documents. Each document file has at least one page including at least one area, each containing at least one type of information.

Abstract: A storage module device-data link processor provides for management of data transfer operations between a main host computer system and up to eight separate disk drive units. The data link processor provides a peripheral interface circuit unit (for selection of a given disk drive unit) and which is connected to a formatter circuit unit and a host adapter access circuit unit. The formatter unit establishes the required protocol format for addressing and accessing a particular cylinder, a particular head track and a particular sector within the selected disk drive unit. The host access unit connects the data link processor to the main host computer while also managing execution of the data transfer operations, including error correction and integrity checking.