Patents Examined by Getente A Yimer
-
Patent number: 11915124Abstract: Methods, apparatuses, and systems for in- or near-memory processing are described. Spiking events in a spiking neural network may be processed via a memory system. A memory system may store a group of destination neurons, and at each time interval in a series of time intervals of a spiking neural network (SNN), pass through a group of pre-synaptic spike events from respective source neurons, wherein the group of pre-synaptic spike events are subsequently stored in memory.Type: GrantFiled: May 29, 2020Date of Patent: February 27, 2024Assignee: Micron Technology, Inc.Inventors: Dmitri Yudanov, Sean S. Eilert, Hernan A. Castro, Ameen D. Akel
-
Patent number: 11886973Abstract: A neural processing unit includes an internal memory including a plurality of memory units; a controller configured to control read and write operations of data in at least one of an input feature map domain, a weight domain, and an output feature map domain with respect to each of the plurality of memory units based on an operation schedule in a machine code in which a plurality of operation steps of an artificial neural network model are set.Type: GrantFiled: December 6, 2022Date of Patent: January 30, 2024Assignee: DEEPX CO., LTD.Inventors: JungBoo Park, InSu Park, Lokwon Kim
-
Patent number: 11877416Abstract: In example implementations, an apparatus is provided. The apparatus includes a riser card body, a first interface, a first 2×8 slot on a surface of the riser card body, and a second 2×8 slot on a same side of the surface of the riser card body as the first 2×8 slot. The first interface includes a first set of fingers and a second set of fingers at an end of the riser card body to connect to a peripheral component interconnect express (PCIe) slot of a motherboard. The first 2×8 slot and the second 2×8 slot are positioned perpendicular to the PCIe slot of the motherboard.Type: GrantFiled: January 25, 2022Date of Patent: January 16, 2024Assignee: HEWLETT-PACKARD DEVELOPMENT COMPANY, L.P.Inventors: Yu Lih Chuang, Yen-Tang Chang, Heather Louise Burnam Volesky, Jonathan D. Bassett, Wen Bin Lin, Chao-Wen Cheng
-
Patent number: 11868872Abstract: In one example, an apparatus comprises: a direct memory access (DMA) descriptor queue that stores DMA descriptors, each DMA descriptor including an indirect address; an address translation table that stores an address mapping between indirect addresses and physical addresses; and a DMA engine configured to: fetch a DMA descriptor from the DMA descriptor queue to the address translation table to translate a first indirect address of the DMA descriptor to a first physical address based on the address mapping, and perform a DMA operation based on executing the DMA descriptor to transfer data to or from the first physical address.Type: GrantFiled: March 31, 2020Date of Patent: January 9, 2024Assignee: Amazon Technologies, Inc.Inventors: Ilya Minkin, Ron Diamant, Kun Xu
-
Patent number: 11868225Abstract: An electronic device includes a memory and a processor. The processor receives a platform management profile that includes information defining one or more platform management policies, a given platform management policy among the one or more platform management policies including a provided input from a specified hardware or software sensor and/or a provided output action. The processor uses the given platform management policy for controlling operating states of elements in the electronic device.Type: GrantFiled: December 23, 2021Date of Patent: January 9, 2024Assignee: ATI Technologies ULCInventors: Alexander Sabino Duenas, Ashwini Chandrashekhara Holla, I-Cheng Chen, Xinzhe Li
-
Patent number: 11860770Abstract: A method and system for detecting performance regression in a software application is disclosed. The software application comprises a feature flag having at least two states, wherein in a first state a first version of a feature is provided and in a second state a second version of the feature is provided when the software application is executed. The feature flag is further wrapped in a timer for recording the time taken for the corresponding first and second versions of the feature to be provided.Type: GrantFiled: October 26, 2020Date of Patent: January 2, 2024Assignees: ATLASSIAN PTY LTD., ATLASSIAN US, INC.Inventor: Dominik Kapusta
-
Patent number: 11847094Abstract: Disclosed are a medical device and a data management method therefor. The data management method includes: receiving an instruction for selecting a locking rule to determine a target locking rule, wherein the target locking rule is used for screening monitoring data so as to carry out locking; under the trigger of a first trigger condition, screening the monitoring data according to the target locking rule, and locking the screened monitoring data; and under the trigger of a second trigger condition, selectively deleting monitoring data that is not locked. An operator can selectively lock the monitoring data by selecting the locking rule, thereby avoiding the deletion of monitoring data needing to be retained, and facilitating the management of the monitoring data.Type: GrantFiled: September 18, 2021Date of Patent: December 19, 2023Assignee: SHENZHEN MINDRAY BIO-MEDICAL ELECTRONICS CO., LTD.Inventors: Yande He, Xin Xu, Xuyun Wang, Jinbo Ge
-
Patent number: 11841810Abstract: A communication interface buffer comprises: a data bus connection adapted to be coupled to a bus interface contact; and a ground. The communication interface buffer also comprises an output transistor with a first current terminal, a second current terminal and a control terminal, the first current terminal coupled to the data bus connection, the second current terminal coupled to ground, and the control terminal adapted to receive a drive signal. The communication interface buffer also comprises a control circuit coupled to the control terminal of the output transistor, wherein the control circuit is configured to: turn off the output transistor during a first interval that starts when the data bus connection is coupled to the bus interface contact; and turn on the output transistor after the first interval is complete.Type: GrantFiled: April 29, 2021Date of Patent: December 12, 2023Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Suvadip Banerjee, Sreeram Subramanyam Nasum, Anant Shankar Kamath
-
Patent number: 11841814Abstract: A system and method for managing memory resources. In some embodiments the system includes a first server, a second server, and a server-linking switch connected to the first server and to the second server. The first server may include a stored-program processing circuit, a cache-coherent switch, and a first memory module. In some embodiments, the first memory module is connected to the cache-coherent switch, the cache-coherent switch is connected to the server-linking switch, and the stored-program processing circuit is connected to the cache-coherent switch.Type: GrantFiled: August 12, 2022Date of Patent: December 12, 2023Assignee: Samsung Electronics Co., Ltd.Inventors: Krishna Teja Malladi, Andrew Chang, Ehsan M. Najafabadi
-
Patent number: 11829626Abstract: A storage device includes a nonvolatile memory device and a controller that accesses the nonvolatile memory device based on a request of an external host device, receives a first clock signal from the external host device, generates a second clock signal through frequency multiplication of the first clock signal, and communicates with the external host device based on the second clock signal. The controller requests the external host device to adjust a multiplication ratio for the frequency multiplication of the first clock signal.Type: GrantFiled: June 28, 2021Date of Patent: November 28, 2023Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Jaehwan Lim, Sung-Wook Kim, Jae Eun Kim, Daehun You, Walter Jun
-
Patent number: 11822515Abstract: Drivers in different functional paths can use different types of identifiers for the same hardware device, such that the drivers may not be able to natively coordinate their actions related to the hardware device due to incompatible identifier types. However, a driver at a file system layer of one functional path can obtain a volume Physical Device Object (PDO) identifier at a volume layer and find a disk PDO identifier at a disk layer that is associated with the same device number. The driver can also find a parent device instance identifier from the disk PDO identifier, and use the parent device instance identifier as a plug-and-play (PnP) identifier for the hardware device during communications with a second driver in a PnP functional path.Type: GrantFiled: November 6, 2020Date of Patent: November 21, 2023Assignee: CrowdStrike, Inc.Inventors: Cameron Gutman, Aaron LeMasters
-
Patent number: 11815940Abstract: The embodiments described herein describe technologies of dynamic random access memory (DRAM) components for high-performance, high-capacity registered memory modules, such as registered dual in-line memory modules (RDIMMs). One DRAM component may include a set of memory cells and steering logic. The steering logic may include a first data interface and a second data interface. The first and second data interfaces are selectively coupled to a controller component in a first mode and the first data interface is selectively coupled to the controller component in a second mode and the second data interface is selectively coupled to a second DRAM component in the second mode.Type: GrantFiled: May 19, 2022Date of Patent: November 14, 2023Assignee: Rambus Inc.Inventors: Frederick A. Ware, Ely Tsern, John Eric Linstadt, Thomas J. Giovannini, Kenneth L. Wright
-
Patent number: 11809906Abstract: Systems, apparatuses, and methods for controlling bandwidth through shared transaction limits are described. An apparatus includes at least a plurality of agents, a plurality of transaction-limit (T-Limit) nodes, a T-Limit manager, and one or more endpoints. The T-Limit manager creates a plurality of credits for the plurality of agents to send transactions to a given endpoint. Then, the T-Limit manager partitions the credits into N+1 portions for N agents, wherein the extra N+1 portion is a shared pool for use by agents when they run out of their private credits. The T-Limit manager assigns a separate private portion of the N portions to the N agents for use by only the corresponding agent. When an agent runs out of private credits, the agent's T-Limit node sends a request to the T-Limit manager for credits from the shared pool.Type: GrantFiled: September 2, 2022Date of Patent: November 7, 2023Assignee: Apple Inc.Inventors: Nachiappan Chidambaram Nachiappan, Matthew R. Johnson, Vinodh R. Cuppu
-
Patent number: 11789875Abstract: A computer sleep mode prevention device including a housing assembly, an actuation mechanism, and a connecting assembly. The housing assembly includes a housing, and actuation members. The housing is an ornamental figure. The actuation mechanism is located inside the housing. The actuation mechanism actuates the actuation members to depress a key, swipe a mouse pad or move the mouse of a computer. The connecting assembly includes a cord, the cord is connected to a computer. The connecting assembly connects the computer with the actuation mechanism. The actuation mechanism is powered through the cord. The actuation mechanism is set to actuate the actuation member in predetermined time lapses.Type: GrantFiled: May 4, 2022Date of Patent: October 17, 2023Inventor: Benvinda Spinola
-
Patent number: 11782857Abstract: An expansion base unit includes an input connector communicatively connectable with a cable to a connector in a previous base unit to allow receipt of a signal from the previous base unit, and a plurality of output connectors that each are communicatively connectable with a cable to a connector of a plurality of connectors in a subsequent expansion base unit to allow transmission of the signal received by the input connector to the subsequent expansion base unit.Type: GrantFiled: May 19, 2020Date of Patent: October 10, 2023Assignee: MITSUBISHI ELECTRIC CORPORATIONInventor: Koichi Shinkai
-
Patent number: 11782604Abstract: A method, computer program product, and computing system for executing a plurality of IO traces on a storage system. At least one vertical flow and at least one horizontal flow associated with the at least one vertical flow may be defined for the plurality of IO traces. A hierarchical representation of the plurality of IO traces may be generated with the at least one vertical flow and the at least one horizontal flow associated with the at least one vertical flow defined for the plurality of IO traces.Type: GrantFiled: July 23, 2021Date of Patent: October 10, 2023Assignee: EMC IP Holding Company, LLCInventors: Geng Han, Vladimir Shveidel, Jibing Dong
-
Patent number: 11762791Abstract: A system and a method for detecting baseboard management controller (BMC) includes the BMC and a CPLD. The BMC includes a GPIO and configured to drive the GPIO to output a first signal. The CPLD is connected to the GPIO and is configured to determine a status of the BMC by detecting whether the GPIO outputs the first signal. When the CPLD detects that the GPIO is not outputting the first signal, the CPLD determines that the BMC is in an abnormal status; when the CPLD detects that the GPIO is outputting the first signal and a level status of the first signal is switched in a predetermined time, the CPLD determines that the BMC is in a normal status.Type: GrantFiled: July 1, 2022Date of Patent: September 19, 2023Assignee: Fulian Precision Electronics (Tianjin) Co., LTD.Inventor: Li-Yun Hao
-
Patent number: 11762792Abstract: A marine-type communication device that reads data from a data bus, dynamically creates new data channels for a plurality of operational systems and performs a volatility assessment to determine when to save the data for transmission to a cloud network and when to transmit the data to the cloud network.Type: GrantFiled: March 24, 2023Date of Patent: September 19, 2023Assignee: Siren Marine, Inc.Inventors: Daniel A. Harper, Dave Morschhauser, Phillip King Gaynor
-
Patent number: 11755238Abstract: A data storage device includes a memory device and a controller coupled to the memory device. The controller is configured to deliver a continuous DQS signal, determine whether a fill rate of a write buffer or an emptying rate of read buffer is sufficient to continuously send user data to the memory device or from the memory device, evaluate timing for sending or receiving the user data, and transfer data to or from the memory device continuously with the DQS signal. The data sent to the memory device includes the user data and garbage data, where the user data and the garbage data are separately transferred. The data received from the memory device includes user data that is sampled and user data that is not sampled, where the user data that is sampled and the user data that is not sampled are separately received.Type: GrantFiled: October 1, 2021Date of Patent: September 12, 2023Assignee: Western Digital Technologies, Inc.Inventor: Shay Benisty
-
Patent number: 11748290Abstract: A multi-host system, a host equipment, and an operation method for sharing a human-machine interface device are provided. The host equipment is controlled by human interface device (HID) operation information from another host equipment. The host equipment includes a universal serial bus (USB) host and a USB bridge device. The USB host receives the HID operation information from the another host equipment through a communication channel, and outputs the HID operation information through a USB downstream port of the USB host. A USB upstream port of the USB bridge device is coupled to the USB downstream port of the USB host to receive the HID operation information. The USB bridge device returns the HID operation information in an HID report form to the USB downstream port of the USB host through the USB upstream port of the USB bridge device.Type: GrantFiled: January 28, 2022Date of Patent: September 5, 2023Assignee: GENESYS LOGIC, INC.Inventor: Wei-Te Lee