Patents Examined by Ha Tran T Nguyen
-
Patent number: 9236385Abstract: An object is to provide a memory device including a memory element that can be operated without problems by a thin film transistor with a low off-state current. Provided is a memory device in which a memory element including at least one thin film transistor that includes an oxide semiconductor layer is arranged as a matrix. The thin film transistor including an oxide semiconductor layer has a high field effect mobility and low off-state current, and thus can be operated favorably without problems. In addition, the power consumption can be reduced. Such a memory device is particularly effective in the case where the thin film transistor including an oxide semiconductor layer is provided in a pixel of a display device because the memory device and the pixel can be formed over one substrate.Type: GrantFiled: July 21, 2014Date of Patent: January 12, 2016Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Shunpei Yamazaki, Masashi Tsubuku, Kosei Noda, Kouhei Toyotaka, Kazunori Watanabe, Hikaru Harada
-
Patent number: 9230949Abstract: A stacked multi-chip packaging structure comprises a lead frame, a first semiconductor chip mounted on the lead frame, a second semiconductor chip flipped-chip mounted on the lead frame, a metal clip mounted on top of the first and second semiconductor chips and a third semiconductor chip stacked on the metal clip; bonding wires electrically connecting electrodes on the third semiconductor chip to the first and second semiconductor chips and the pins of the lead frame; plastic molding encapsulating the lead frame, the chips and the metal clip.Type: GrantFiled: March 7, 2015Date of Patent: January 5, 2016Assignee: ALPHA AND OMEGA SEMICONDUCTOR INCORPORATEDInventors: Xiaotian Zhang, Hua Pan, Ming-Chen Lu, Jun Lu, Hamza Yilmaz
-
Patent number: 9224740Abstract: A method of deep trench isolation which includes: forming a semiconductor on insulator (SOI) substrate comprising a bulk semiconductor substrate, a buried insulator layer and a semiconductor layer on the buried insulator layer (SOI layer), one portion of the SOI substrate having a dynamic random access memory buried in the bulk semiconductor substrate (eDRAM) and a deep trench fin contacting the eDRAM and a second portion of the SOI substrate having an SOI fin in contact with the buried insulator layer; conformally depositing sequential layers of oxide, high-k dielectric material and sacrificial oxide on the deep trench fin and the SOI fin; stripping the sacrificial oxide over the SOI fin to expose the high-k dielectric material over the SOI fin; stripping the exposed high-k dielectric material over the SOI fin to expose the oxide layer over the SOI fin.Type: GrantFiled: December 11, 2014Date of Patent: December 29, 2015Assignee: GLOBALFOUNDRIES INC.Inventors: Sean M. Polvino, Shahab Siddiqui
-
Patent number: 9209248Abstract: A power transistor includes a number of transistor cells. Each transistor cell includes a source region, a drain region, a body region and a gate electrode. Each source region is arranged in a first semiconductor fin of a semiconductor body. Each drain region is at least partially arranged in a second semiconductor fin of the semiconductor body. The second semiconductor fin is spaced from the first semiconductor fin in a first horizontal direction of the semiconductor body. Each gate electrode is arranged in a trench adjacent the first semiconductor fin, is adjacent the body region, and is dielectrically insulated from the body region by a gate dielectric. Each of the first and second semiconductor fins has a width in the first horizontal direction and a length in a second horizontal direction, wherein the length is larger than the width.Type: GrantFiled: August 7, 2013Date of Patent: December 8, 2015Assignee: Infineon Technologies Dresden GmbHInventor: Stefan Tegen
-
Patent number: 9207491Abstract: After the LEDs 2 (red LEDs (R), green LEDs (G) and blue LEDs (B), or white LEDs (W)) are mounted on the frame 3, without dicing the frame 3 for dividing the LEDs 2 into pieces, the tie bar is punched off to form an electric circuit. Thus, the RGB three primary color LED light source 1A or the white LED light source 1B that emits light in the state of the frame 3 can be manufactured.Type: GrantFiled: March 26, 2014Date of Patent: December 8, 2015Assignee: RENESAS ELECTRONICS CORPORATIONInventor: Hiroyuki Isobe
-
Patent number: 9196547Abstract: Embodiments of the invention relate to dual shallow trench isolations (STI). In various embodiments related to CMOS Image Sensor (CIS) technologies, the dual STI refers to one STI structure in the pixel region and another STI structure in the periphery or logic region. The depth of each STI structure depends on the need and/or isolation tolerance of devices in each region. In an embodiment, the pixel region uses NMOS devices and the STI in this region is shallower than that of in the periphery region that includes both NMOS and PMOS device having different P- and N-wells and that desire more protective isolation (i.e., deeper STI). Depending on implementations, different numbers of masks (e.g., two, three) are used to generate the dual STI, and are disclosed in various method embodiments.Type: GrantFiled: March 31, 2010Date of Patent: November 24, 2015Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Jeng-Shyan Lin, Dun-Nian Yaung, Jen-Cheng Liu, Chun-Chieh Chuang, Volume Chien
-
Patent number: 9196672Abstract: Semiconductor devices are described that include a capacitor integrated therein. In an implementation, the semiconductor devices include a substrate including a dopant material of a first conductivity type. A plurality of trenches are formed within the substrate. The semiconductor devices also include a diffusion region having dopant material of a second conductivity type formed proximate to the trenches. A capacitor is formed within the trenches and at least partially over the substrate. The capacitor includes at least a first electrode, a second electrode, and a dielectric material formed between the first and second electrodes.Type: GrantFiled: December 14, 2012Date of Patent: November 24, 2015Assignee: Maxim Integrated Products, Inc.Inventors: Khanh Tran, Joseph P. Ellul, Anuranjan Srivastava, Kiyoko Ikeuchi, Scott W. Barry
-
Patent number: 9196870Abstract: In at least one embodiment of the organic light-emitting diode (1), this comprises a mirror (3) and an organic layer sequence (4). The organic layer sequence (4) contains a first active layer (41) for producing first radiation and at least two second active layers (42, 43) for producing second radiation. The active layers (41, 42, 43) are arranged one above the other in a main direction (x) away from the mirror (3). A charge generation layer (45) is located in each case between two adjacent active layers (41, 42, 43). The second active layers (42, 43) each have the same at least two radiation active organic materials. The first active layer (41) has a radiation active organic material which is different therefrom.Type: GrantFiled: February 21, 2013Date of Patent: November 24, 2015Assignee: OSRAM OLED GMBHInventors: Thomas Wehlus, Carola Diez, Stefan Seidel, Ulrich Niedermeier, Arndt Jaeger, Nina Riegel
-
Patent number: 9196761Abstract: A semiconductor optical device includes a stem; a semiconductor optical element mounted on the stem; a resin cap including a cylindrical body portion, a plate portion, and an edge portion; and a lens attached integrally to the plate portion of the cap. The edge portion of the cap is bonded to the stem so that the cap covers the semiconductor optical element. The cylindrical body portion of the cap has at least one first portion and second portions which are spaced apart from each other in the circumferential direction of the cylindrical body portion and which project inwardly relative to the at least one first portion. The stem has projections, and each projection vertically underlies and engages or contacts a surface of a respective one of the second portions of the cap.Type: GrantFiled: September 26, 2013Date of Patent: November 24, 2015Assignee: MITSUBISHI ELECTRIC CORPORATIONInventor: Tadayoshi Hata
-
Patent number: 9190459Abstract: A manufacturing method of an organic light emitting diode (OLED) display includes: supplying a circuit film on the pad area of the display panel and bonding a first end portion of the circuit film to the pad area; vertically standing and inserting the display panel in a bonding device; holding a portion of the circuit film including a second end portion to be horizontal by using a rotating device including a vacuum absorbing portion; supplying a flexible printed circuit (FPC) into a space under the second end portion of the circuit film, and attaching the flexible printed circuit to the second end portion of the circuit film; and operating the rotating device to move the second end portion to a vertical position, and separating the circuit film from the vacuum absorbing portion.Type: GrantFiled: October 11, 2013Date of Patent: November 17, 2015Assignee: Samsung Display Co., Ltd.Inventors: Hae-Goo Jung, Do-Hyung Ryu
-
Patent number: 9184121Abstract: A power supply system (200) has a QFN leadframe with leads and a pad (201, switch node terminal); a pad surface having a portion recessed with a depth (270) and an outline suitable for attaching a semiconductor chip. A first FET chip (220) is vertically stacked to the opposite pad surface. A clip (240) is vertically stacked on the first FET chip and tied to a lead (202, grounded output terminal). A second FET chip (210) has its source terminal attached to the recessed portion and its drain (210a, input terminal) and gate (210b) terminals co-planar with the un-recessed portion. A driver-and-controller chip (230) is attached to the clip. Packaging compound (290) encapsulates the parts but leaves a pad surface and the drain and gate terminals of the second FET chip un-encapsulated.Type: GrantFiled: February 5, 2014Date of Patent: November 10, 2015Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Osvaldo Jorge Lopez, Johathan A. Noquil
-
Patent number: 9184282Abstract: Embodiments for the present disclosure include a semiconductor device, an ultra-high voltage (UHV) laterally-diffused metal-oxide-semiconductor (LDMOS) transistor, and methods of forming the same. An embodiment includes a first well region of a first conductivity type in a top surface of a substrate, and a second well region of a second conductivity type in the top surface of the substrate. The second well region laterally separated from the first well region by a portion of the substrate. The embodiment further includes a third region of the second conductivity type in the first well region, and a first field oxide region in the first well region, a second field oxide region in the second well region, the second field oxide region having a second bottom surface, and the first field oxide region having a first bottom surface lower than the second bottom surface and on and directly contacting the third region.Type: GrantFiled: August 9, 2013Date of Patent: November 10, 2015Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Tzu-Ming Huang, Chia-Chia Kan, Shen-Ping Wang, Lieh-Chuan Chen, Po-Tao Chu
-
Patent number: 9181081Abstract: According to one embodiment, an electrical component comprises a substrate, a functional element formed on the substrate, a first layer which includes through holes, and forms a cavity that stores the functional element on the substrate, and a second layer which is formed on the first layer, and closes the through holes. The first layer includes a first film, a second film on the first film, and a third film on the second film. A Young's modulus of the second film is higher than a Young's modulus of the first film and the third film.Type: GrantFiled: August 8, 2013Date of Patent: November 10, 2015Assignee: KABUSHIKI KAISHA TOSHIBAInventors: Kei Obara, Yoshiaki Sugizaki, Yoshiaki Shimooka
-
Patent number: 9184165Abstract: One-transistor (1T) volatile memory devices and manufacturing methods thereof are provided. The device includes a substrate having top and bottom surfaces and an isolation buffer layer disposed below the top substrate surface. The isolation buffer layer is an amorphized portion of the substrate. An area of the substrate between the isolation buffer layer and the top substrate surface serves as a body region of a transistor. The device also includes a transistor disposed over the substrate. The transistor includes a gate disposed on the top substrate surface, and first and second diffusion regions disposed in the body region adjacent to first and second sides of the gate.Type: GrantFiled: February 6, 2014Date of Patent: November 10, 2015Assignee: GLOBALFOUNDRIES SINGAPORE PTE. LTD.Inventors: Eng Huat Toh, Danny Pak-Chum Shum, Shyue Seng Tan
-
Patent number: 9178013Abstract: According to an embodiment, a semiconductor device includes a semiconductor body having a first semiconductor material and a second semiconductor material having a band gap larger than a band gap of the first semiconductor material. A first pn-junction is formed in the first semiconductor material. A second pn-junction is formed by the second semiconductor material and extends deeper into the semiconductor body than the first pn-junction. The second semiconductor material is in contact with the first semiconductor material and forms part of an edge termination zone of the semiconductor device.Type: GrantFiled: February 6, 2012Date of Patent: November 3, 2015Assignee: Infineon Technologies Austria AGInventor: Gerhard Schmidt
-
Patent number: 9178000Abstract: Provided are resistive random access memory (ReRAM) cells having extended conductive layers operable as electrodes of other devices, and methods of fabricating such cells and other devices. A conductive layer of a ReRAM cell extends beyond the cell boundary defined by the variable resistance layer. The extended portion may be used a source or drain region of a FET that may control an electrical current through the cell or other devices. The extended conductive layer may be also operable as electrode of another resistive-switching cell or a different device. The extended conductive layer may be formed from doped silicon. The variable resistance layer of the ReRAM cell may be positioned on the same level as a gate dielectric layer of the FET. The variable resistance layer and the gate dielectric layer may have the same thickness and share common materials, though they may be differently doped.Type: GrantFiled: April 29, 2014Date of Patent: November 3, 2015Assignees: Intermolecular, Inc., Kabushiki Kaisha Toshiba, SanDisk 3D LLCInventors: Federico Nardi, Ryan C. Clarke, Tim Minvielle, Yun Wang
-
Patent number: 9178121Abstract: A light emitting diode is disclosed that includes a light emitting active structure formed from the Group III nitride material system, a bonding structure supporting the Group III nitride active structure, and a mounting substrate supporting the bonding structure. The mounting substrate includes a material that reflects at least fifty percent of light having the frequencies emitted by the active structure.Type: GrantFiled: December 15, 2006Date of Patent: November 3, 2015Assignee: Cree, Inc.Inventors: John A. Edmond, Hua-Shuang Kong
-
Patent number: 9177910Abstract: An embodiment of an interconnect structure for an integrated circuit may include a first conductor coupled to circuitry, a second conductor, a dielectric between the first and second conductors, and a conductive underpass under and coupled to the first and second conductors and passing under the dielectric or a conductive overpass over and coupled to the first and second conductors and passing over the dielectric. The second conductor would be floating but for its coupling to the conductive underpass or the conductive overpass. In other embodiments, another dielectric might be included that would electrically isolate the second conductor but for its coupling to the conductive underpass or the conductive overpass.Type: GrantFiled: April 18, 2012Date of Patent: November 3, 2015Assignee: Micron Technology, Inc.Inventors: Tyler G. Hansen, Ming-Chuan Yang, Vishal Sipani
-
Patent number: 9171904Abstract: A FinFET device and a method for manufacturing a FinFET device is provided. An example device may comprise a substrate including at least two fin structures. Each of the at least two fin structures may be in contact with a source and drain region and each of the at least two fin structures may include a strain relaxed buffer (SRB) overlying and in contact with the substrate and an upper layer overlying and in contact with the SRB. The composition of the upper layer and the SRB may be selected such that the upper layer of a first fin structure is subjected to a first mobility enhancing strain in the as-grown state, the first mobility enhancing strain being applied in a longitudinal direction from the source region to the drain region and where at least an upper part of the upper layer of a second fin structure is strain-relaxed.Type: GrantFiled: November 21, 2013Date of Patent: October 27, 2015Assignee: IMECInventors: Geert Eneman, Benjamin Vincent, Voon Yew Thean
-
Patent number: 9165827Abstract: The semiconductor device includes a capacitor including a plurality of interconnection layers stacked over each other, the plurality of interconnection layers each including a plurality of electrode patterns extended in a first direction, a plurality of via parts provided between the plurality of interconnection layers and electrically interconnecting the plurality of the electrode patterns between the interconnection layers adjacent to each other, and an insulating films formed between the plurality of interconnection layers and the plurality of via parts. Each of the plurality of via parts is laid out, offset from a center of the electrode pattern in a second direction intersecting the first direction, and the plurality of electrode patterns has a larger line width at parts where the via parts are connected to, and a distance between the electrode patterns and the adjacent electrode patterns is reduced at the parts.Type: GrantFiled: February 26, 2014Date of Patent: October 20, 2015Assignee: FUJITSU SEMICONDUCTOR LIMITEDInventors: Kenichi Watanabe, Nobuhiro Misawa