Patents Examined by Jay C Chang
-
Patent number: 11848359Abstract: Methods are provided of selectively obtaining n-type and p-type regions from the same III-Nitride layer deposited on a substrate without using diffusion or ion-implantation techniques. The III-Nitride layer is co-doped simultaneously with n-type and p-type dopants, with p-type dopant concentration higher than n-type dopant to generate p-n junctions. The methods rely on obtaining activated p-type dopants only in selected regions to generate p-type layers, whereas the rest of the regions effectively behave as an n-type layer by having deactivated p-type dopant atoms.Type: GrantFiled: March 18, 2021Date of Patent: December 19, 2023Assignee: Ohio State Innovation FoundationInventors: Siddharth Rajan, Mohammad Wahidur Rahman, Hareesh Chandrasekar
-
Patent number: 11843078Abstract: The light emitting device includes: at least one light emitting element including a light-extracting surface and at least one lateral surface; a wavelength converting member including; a first upper surface and a second upper surface, a lower surface located at an opposite side from the first upper surface and the second upper surface, at least one first lateral surface connecting the second upper surface and the first upper surface, and at least one second lateral surface connecting the second upper surface and the lower surface, in which a thickness between the lower surface and the first upper surface is smaller than a thickness between the lower surface and the second upper surface, and the first upper surface is located at an opposite side from the light-extracting surface of a corresponding one of the at least one light emitting element, and the lower surface is located facing the light-extracting surface of the corresponding one of the at least one light emitting element; a covering member covering theType: GrantFiled: December 26, 2020Date of Patent: December 12, 2023Assignee: NICHIA CORPORATIONInventors: Shusaku Bando, Hirokazu Sasa
-
Patent number: 11842897Abstract: Embodiments of the present disclosure generally relate to deposition of high transparency, high-density carbon films for patterning applications. In one embodiment, a method of forming a carbon film on a substrate is provided. The method includes flowing a hydrocarbon-containing gas mixture into a process chamber having a substrate positioned on an electrostatic chuck, wherein the substrate is maintained at a temperature of about ?10° C. to about 20° C. and a chamber pressure of about 0.5 mTorr to about 10 Torr, and generating a plasma by applying a first RF bias to the electrostatic chuck to deposit a diamond-like carbon film containing about 60% or greater hybridized sp3 atoms on the substrate, wherein the first RF bias is provided at a power of about 1800 Watts to about 2200 Watts and at a frequency of about 40 MHz to about 162 MHz.Type: GrantFiled: October 4, 2019Date of Patent: December 12, 2023Assignee: Applied Materials, Inc.Inventors: Eswaranand Venkatasubramanian, Samuel E. Gottheim, Pramit Manna, Abhijit Basu Mallick
-
Patent number: 11843079Abstract: A display device includes a substrate, a first light-emitting diode, an encapsulant and a first Fresnel lens. The first light emitting diode is located on the substrate. The encapsulant covers the first light emitting diode. The first Fresnel lens is located on the encapsulant and overlapping with the first light emitting diode. The width of the first Fresnel lens is 4 to 10 times the width of the first light emitting diode.Type: GrantFiled: August 6, 2021Date of Patent: December 12, 2023Assignee: Au Optronics CorporationInventors: Jhong Yuan Wang, Yu-Han Chiang, Shang-Chiang Lin
-
Patent number: 11837579Abstract: A semiconductor structure includes: a first die, comprising a first interconnect structure and a first active pad electrically connected to the first interconnect structure; a first bonding dielectric layer over the first die; a first active bonding via in the first bonding dielectric layer, electrically connected to the first interconnect structure; and a plurality of first dummy bonding vias in the first bonding dielectric layer, wherein the first dummy bonding vias laterally surround the first active bonding via and are electrically floating.Type: GrantFiled: May 2, 2021Date of Patent: December 5, 2023Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Hsien-Wei Chen, Jie Chen, Ming-Fa Chen, Ching-Jung Yang
-
Patent number: 11837498Abstract: A process of forming a 3D memory device includes forming a stacked structure with a plurality of stacked layers, etching the stacked structure to form stepped trenches each comprising a plurality of steps, forming a hard mask layer with a plurality of openings over the stepped trenches, forming a photoresist layer over the hard mask layer, and etching through the plurality of openings using the hard mask layer and the photoresist layers as an etch mask to extend a bottom of the stepped trenches to a lower depth.Type: GrantFiled: July 28, 2021Date of Patent: December 5, 2023Assignee: SK hynix Inc.Inventor: Nam Jae Lee
-
Patent number: 11837518Abstract: In examples, a chip scale package (CSP) comprises a semiconductor die; a conductive terminal coupled to the semiconductor die; and a non-conductive coat covering a backside of the semiconductor die and a sidewall of the semiconductor die. The non-conductive coat has a thickness of less than 45 microns.Type: GrantFiled: August 26, 2020Date of Patent: December 5, 2023Assignee: Texas Instruments IncorporatedInventors: Michael Todd Wyant, Matthew John Sherbin, Christopher Daniel Manack, Patrick Francis Thompson, You Chye How
-
Patent number: 11830936Abstract: A structure and a method of forming are provided. A first work function layer is formed over a first fin and terminates closer to the first fin than an adjacent second fin. A second work function layer is formed over the first work function layer and terminates closer to the second fin than the adjacent second fin. A third work function layer is formed over the first work function layer and the second fin. A conductive layer is formed over the third work function layer.Type: GrantFiled: January 31, 2022Date of Patent: November 28, 2023Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Jin-Dah Chen, Stan Chen, Han-Wei Wu
-
Patent number: 11825707Abstract: A display panel includes a substrate having a first area and a second area, a non-display area surrounding the first area and the second area, and a display area surrounding the non-display area, a plurality of display elements arranged in the display area, and a plurality of signal lines electrically connected to the plurality of display elements, wherein the plurality of signal lines includes a first signal line and a second signal line neighboring each other and extending in a first direction, wherein the first signal line bypasses in the non-display area along a first side of the first area, and the second signal line bypasses in the non-display area along a second side of the first area, and wherein the first and second signal lines are asymmetrical with respect to a virtual central line through a center of the first area in the first direction.Type: GrantFiled: February 1, 2021Date of Patent: November 21, 2023Assignee: SAMSUNG DISPLAY CO., LTD.Inventors: Wonse Lee, Wonkyu Kwak, Jintae Jeong
-
Patent number: 11824523Abstract: Semiconductor device with multiple independent gates. A gate-controlled semiconductor device includes a first plurality of cells of the semiconductor device configured to be controlled by a primary gate, and a second plurality of cells of the semiconductor device configured to be controlled by an auxiliary gate. The primary gate is electrically isolated from the auxiliary gate, and sources and drains of the semiconductor device are electrically coupled in parallel. The first and second pluralities of cells may be substantially identical in structure.Type: GrantFiled: December 23, 2021Date of Patent: November 21, 2023Assignee: Vishay-Siliconix, LLCInventors: Sanjay Havanur, M. Ayman Shibib
-
Patent number: 11823969Abstract: A package includes a device die, an encapsulant encapsulating the device die therein, a first plurality of through-vias penetrating through the encapsulant, a second plurality of through-vias penetrating through the encapsulant, and redistribution lines over and electrically coupling to the first plurality of through-vias. The first plurality of through-vias include an array. The second plurality of through-vias are outside of the first array, and the second plurality of through-vias are larger than the first plurality of through-vias.Type: GrantFiled: June 30, 2022Date of Patent: November 21, 2023Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventors: Hung-Jui Kuo, Tai-Min Chang, Hui-Jung Tsai, De-Yuan Lu, Ming-Tan Lee
-
Patent number: 11824019Abstract: A chip package includes a chip configured to generate and/or receive a signal; a laminate substrate including a substrate integrated waveguide (SIW) for carrying the signal, the substrate integrated waveguide including a chip-to-SIW transition structure configured to couple the signal between the SIW and the chip and a SIW-to-waveguide transition structure configured to couple the signal out of the SIW or into the SIW, wherein the SIW-to-waveguide transition structure includes a waveguide aperture; and a plurality of electrical interfaces arranged about a periphery of the waveguide aperture, the plurality of electrical interfaces configured to receive the signal from the SIW-to-waveguide transition structure and output the signal from the chip package or to couple the signal to the SIW-to-waveguide transition structure and into the chip package.Type: GrantFiled: June 24, 2021Date of Patent: November 21, 2023Assignee: Infineon Technologies AGInventors: Tuncay Erdoel, Walter Hartner, Ulrich Moeller, Bernhard Rieder, Ernst Seler, Maciej Wojnowski
-
Patent number: 11824090Abstract: A field stop insulated gate bipolar transistor (IGBT) fabricated without back-side laser dopant activation or any process temperatures over 450° C. after fabrication of front-side IGBT structures provides activated injection regions with controlled dopant concentrations. Injection regions may be formed on or in a substrate by epitaxial growth or ion implants and diffusion before growth of N field stop and drift layers and front-side fabrication of IGBT active cells. Back-side material removal can expose the injection region(s) for electrical connection to back-side metal. Alternatively, after front-side fabrication of IGBT active cells, back-side material removal can expose the field stop layer (or injection regions) and sputtering using a silicon target with a well-controlled doping concentration can form hole or electron injection regions with well-controlled doping concentration.Type: GrantFiled: June 21, 2021Date of Patent: November 21, 2023Inventor: Hamza Yilmaz
-
Patent number: 11823990Abstract: A redistribution layer is formed on a carrier wafer. A cavity is formed within the redistribution layer. An electro-optical die is flip-chip connected to the redistribution layer. A plurality of optical fiber alignment structures within the electro-optical die is positioned over and exposed to the cavity. Mold compound material is disposed over the redistribution layer and the electro-optical die. A residual kerf region of the electro-optical die interfaces with the redistribution layer to prevent mold compound material from entering into the optical fiber alignment structures and the cavity. The carrier wafer is removed from the redistribution layer. The redistribution layer and the mold compound material are cut to obtain an electro-optical chip package that includes the electro-optical die. The cutting removes the residual kerf region from the electro-optical die to expose the plurality of optical fiber alignment structures and the cavity at an edge of the electro-optical chip package.Type: GrantFiled: February 12, 2021Date of Patent: November 21, 2023Assignee: Ayar Labs, Inc.Inventor: Roy Edward Meade
-
Patent number: 11817530Abstract: A light emitting device includes a substrate, a plurality of first light emitting elements mounted on the substrate, including first LED dies, and emitting light having a first wavelength, and a light guide layer arranged so as to cover the plurality of first light emitting elements, and guiding the light from the plurality of first light emitting elements, wherein when LG1 is a distance between the first LED dies, and ?c is a critical angle of the light emitted from the light guide layer to the air, and a thickness T between the upper surfaces of the first light emitting elements and the upper surface of the light guide layer is equal to or longer than T1 indicated by T1=LG1/(2tan ?c).Type: GrantFiled: June 28, 2021Date of Patent: November 14, 2023Assignees: Citizen Electronics Co., Ltd., Citizen Watch Co., Ltd.Inventor: Keisuke Sakai
-
Patent number: 11817427Abstract: In the semiconductor device, a semiconductor substrate has first and second surfaces. A circuitry layer is formed over the first surface and a first insulating layer is further formed over the circuitry layer. A second insulating layer including a first insulating element is formed over the second surface. A third insulating layer including a second insulating element different from the first insulating element of the second insulating layer is formed over the second surface with an intervention of the second insulating layer therebetween. A penetration electrode penetrates through the semiconductor substrate, the circuitry layer, the first insulating layer, the second insulating layer and the third insulating layer.Type: GrantFiled: December 8, 2021Date of Patent: November 14, 2023Assignee: Longitude Licensing LimitedInventors: Ryohei Kitada, Masahiro Yamaguchi
-
Patent number: 11810727Abstract: In this present invention lateral voltage variable capacitor designs are disclosed. The lateral voltage variable capacitor utilizes a dielectric material with an electric field dependent dielectric permittivity (dielectric constant). Variable capacitor structures are defined laterally in the plane of the substrate as opposed to vertical device structures defined out of the plane of the substrate.Type: GrantFiled: January 21, 2020Date of Patent: November 7, 2023Inventor: Troy Randall Taylor
-
Patent number: 11804569Abstract: A micro semiconductor structure includes a substrate, a dissociative layer, a protective layer and a micro semiconductor. The dissociative layer is located on one side of the substrate. The protective layer is located on at least one side of the substrate. The micro semiconductor is located on the side of the substrate. The transmittance of the protective layer for a light source with wavelength smaller than 360 nm is less than 20%.Type: GrantFiled: December 2, 2020Date of Patent: October 31, 2023Assignee: PlayNitride Display Co., Ltd.Inventors: Bo-Wei Wu, Shiang-Ning Yang, Yu-Yun Lo, Yi-Chun Shih
-
Patent number: 11805667Abstract: An encapsulation structure, an electronic apparatus, and an encapsulation method are provided. The encapsulation structure includes: a base substrate, an organic encapsulation layer and a barrier dam that are on the base substrate. The barrier dam is disposed outside the organic encapsulation layer; and the barrier dam includes an upper surface away from the base substrate and a side surface facing the organic encapsulation layer, and at least one of the upper surface and the side surface includes a groove and a protrusion.Type: GrantFiled: September 23, 2019Date of Patent: October 31, 2023Assignee: BOE TECHNOLOGY GROUP CO., LTD.Inventors: Lingzhi Qian, Rui Hong, Song Zhang, Penghao Gu
-
Patent number: 11804471Abstract: A method for manufacturing a semiconductor device is provided. The manufacturing method includes attaching a substrate to a sheet. The manufacturing method includes fragmenting the substrate into a plurality of individual chips. The manufacturing method includes expanding the sheet to widen the spacing between the plurality of chips. The manufacturing method includes covering the main surface and side surface of each of the plurality of chips with resin and sealing the chips to form a sealed body. The manufacturing method includes forming a stacked body in which a plurality of sealed bodies are stacked. The plurality of sealed bodies include a first sealed body and a second sealed body. Forming the stacked body includes stacking the second sealed body on the first sealed body in a state where the position of the chip in the second sealed body is offset in a direction in the plane with respect to the position of the chip in the first sealed body.Type: GrantFiled: March 1, 2021Date of Patent: October 31, 2023Assignee: KIOXIA CORPORATIONInventor: Masaya Shima