Patents Examined by Jeremy C. Norris
  • Patent number: 11825601
    Abstract: A substrate with a conductive layer including a substrate, which is a woven or nonwoven fabric containing polytetrafluoroethylene (PTFE) nanofibers; and a conductive layer formed on the substrate, the conductive layer being formed from a conductive composition with a viscosity in a range of 1 to 500 Pa·s measured at 25° C. with a rotational viscometer at a rotational speed of 50 rpm, wherein the following requirement (1) is satisfied: requirement (1); the substrate with a conductive layer has a Gurley permeability of 10 s/100 ml or less.
    Type: Grant
    Filed: September 1, 2022
    Date of Patent: November 21, 2023
    Assignee: VALQUA, LTD.
    Inventors: Tetsuya Komeda, Hirotaka Muto
  • Patent number: 11825609
    Abstract: Highly conductive electrical traces formed over mechanical steps or on non-planar surfaces with linewidths of 10 to 100 ?m and a method for forming such electrical traces are disclosed. The method employs two steps, with the first step using an aerosol jet printing (AJP) process to form thin electrical traces that serve as the seed layers for the second step. The first step preferably employs multiple passes with the AJP to create multiple seed sub-layers with improved continuity and conductivity. In the second step, the seed layers are subjected to an electrodeposition process that forms the bulk of the thickness of the electrical traces. The electrodeposition process may include one, two, or three phases at corresponding low or high biases, with low biases providing denser, more highly conductive plating sub-layers, while high biases provide plating sub-layers having better gap bridging properties.
    Type: Grant
    Filed: March 9, 2021
    Date of Patent: November 21, 2023
    Assignees: National Technology & Engineering Solutions of Sandia, LLC, UNM Rainforest Innovations
    Inventors: Judith Maria Lavin, Lok-Kun Tsui
  • Patent number: 11812546
    Abstract: A high-frequency circuit includes a first dielectric layer, a circuit layer, a second dielectric layer arranged in this order, the circuit layer includes a transmission line of a high-frequency signal and a ground pattern disposed around the transmission line. An electromagnetic wave shield is disposed in the first dielectric layer and the second dielectric layer around the transmission line. The electromagnetic wave shield includes a first ground electric conductor formed on an inner surface of at least one first hole formed to extend through the first dielectric layer without extending through the ground pattern, and a second ground electric conductor formed on an inner surface of at least one second hole formed to extend through the second dielectric layer without extending through the ground pattern. The first ground electric conductor and the second ground electric conductor are each electrically connected to the ground pattern.
    Type: Grant
    Filed: May 10, 2021
    Date of Patent: November 7, 2023
    Assignees: SUMITOMO ELECTRIC PRINTED CIRCUITS, INC., SUMITOMO ELECTRIC INDUSTRIES, LTD.
    Inventors: Koji Nitta, Takafumi Uemiya, Suguru Yamagishi, Shigeki Shimada, Hiroshi Ueda, Satoshi Kiya
  • Patent number: 11812544
    Abstract: Apparatus having at least one breakout structure are provided. In one example, an apparatus includes a dielectric layer, first and second contact pads, and first and second vias. The first and second contact pads are disposed on the dielectric layer. The first via is disposed through the dielectric layer and coupled to the first contact pad. The first via is offset from the first contact pad in a first direction. The second contact pad is immediately adjacent the first via. The second via is disposed through the dielectric layer immediately adjacent the first contact pad and coupled to the second contact pad. The second via is offset from the second contact pad in a second direction that is opposite of the first direction. The first and the second contact pads define a first differential pair of contact pads that is configured to transmit a first differential pair of signals.
    Type: Grant
    Filed: December 21, 2021
    Date of Patent: November 7, 2023
    Assignee: XILINX, INC.
    Inventors: Shad Shepston, Robert Andrew Daniels
  • Patent number: 11805600
    Abstract: The present disclosure relates to a dielectric substrate that may include a polyimide layer and a first filled polymer layer overlying the polyimide layer. The first filled polymer layer may include a resin matrix component, and a first ceramic filler component. The first ceramic filler component may include a first filler material. The first filler material may further have a mean particle size of at not greater than about 10 microns.
    Type: Grant
    Filed: January 23, 2023
    Date of Patent: October 31, 2023
    Assignee: SAINT-GOBAIN PERFORMANCE PLASTICS CORPORATION
    Inventors: Jennifer Adamchuk, Gerard T. Buss, Theresa M. Besozzi
  • Patent number: 11800647
    Abstract: A system and method for a logic device is disclosed. A plurality of nanotracks are disposed over a substrate, along a first axis, with at least a left nanotrack, a right nanotrack and a middle nanotrack disposed between the left nanotrack and the right nanotrack. At least one connector nanotrack is disposed to connect two adjacent nanotracks. An input value is defined at a first end of the plurality of nanotracks by selectively nucleating a skyrmion at the first end. Presence of the skyrmion is indicative of a first value and absence of the skyrmion indictive of a second value. The nucleated skyrmion moves towards the second end of the nanotrack when a charge current is passed along the first axis. The presence of the skyrmion sensed at the second end of the middle nanotrack indicates an output value of the first value.
    Type: Grant
    Filed: April 30, 2022
    Date of Patent: October 24, 2023
    Assignee: Ceremorphic, Inc.
    Inventors: Akshaykumar Salimath, Sanghamitra Debroy, Venkat Mattela
  • Patent number: 11792921
    Abstract: A module substrate for a semiconductor module including a wiring substrate having an upper surface and a lower surface opposite to each other and including a wiring formed therein, the wiring substrate having at least one through groove in at least one sidewall and extending in a thickness direction, and a through-groove test terminal including at least one contact pad, a surface of the contact pad being exposed from an inner wall of the through-groove, the contact pad being spaced apart from a vertical plane extending from the sidewall of the wiring substrate may be provided.
    Type: Grant
    Filed: August 30, 2022
    Date of Patent: October 17, 2023
    Assignee: Samsung Electronics Co., Ltd.
    Inventors: Sunki Yun, Kwangkyu Bang, Jihong Kim, Eunji Yu, Kyungjae Kim, Yusuf Cinar
  • Patent number: 11792927
    Abstract: An interconnect substrate includes a core layer including a resin layer mainly composed of a non-photosensitive thermosetting resin and a through interconnect extending through the resin layer, the core layer having no reinforcement member contained therein, a first interconnect structure laminated on a first side of the core layer and including first interconnect layers and first insulating layers mainly composed of a photosensitive resin, and a second interconnect structure laminated on a second side of the core layer and including second interconnect layers and a single second insulating layer mainly composed of a photosensitive resin, wherein the first interconnect layers are electrically connected to the second interconnect layers via the through interconnect, wherein the core layer has greater rigidity than the first interconnect structure and the second interconnect structure, and wherein a thickness of the second interconnect structure is greater than a thickness of each of the first insulating layer.
    Type: Grant
    Filed: August 4, 2022
    Date of Patent: October 17, 2023
    Assignee: SHINKO ELECTRIC INDUSTRIES CO., LTD.
    Inventors: Rie Mizutani, Noriyoshi Shimizu, Hiroshi Taneda, Masaya Takizawa, Yoshiki Akiyama
  • Patent number: 11792926
    Abstract: Provided is a display apparatus including: a display panel including a display area and a peripheral area; a printed circuit board attached to the peripheral area and including a ground portion and a test electrode spaced apart from the ground portion; a connector including a plurality of connector terminals connected to an external control apparatus and electrically connecting the printed circuit board and the external control apparatus to each other; and a cover layer arranged on the printed circuit board and covering at least a part of the printed circuit board. Accordingly, not only the display quality and reliability of the electric characteristics of the display apparatus are improved, but also a loss is reduced and a yield is improved during manufacturing processes.
    Type: Grant
    Filed: August 9, 2022
    Date of Patent: October 17, 2023
    Assignee: Samsung Display Co., Ltd.
    Inventors: Kyungmo Lee, Jongjin Lee, Minsu Choi
  • Patent number: 11792916
    Abstract: A printed circuit board includes an insulating layer; a recess portion disposed on one surface of the insulating layer; and a circuit layer disposed on the one surface of the insulating layer and including a signal pattern and a ground pattern. At least a portion of the ground pattern covers at least a portion of the recess portion.
    Type: Grant
    Filed: January 3, 2022
    Date of Patent: October 17, 2023
    Assignee: SAMSUNG ELECTRO-MECHANICS CO., LTD.
    Inventors: Jae Han Park, Woo Seok Yang
  • Patent number: 11792918
    Abstract: A co-axial structure includes a substrate, a first conductive structure, a second conductive structure, and an insulating layer. The substrate includes a first surface. The first conductive structure includes a first circuit deposited on the first surface and a first via penetrating the substrate. The second conductive structure includes a second circuit deposited on the first surface and a second via penetrating the substrate. The first via and the second via extend along a first direction. The first circuit and the second circuit extend along a second direction, and the second direction is perpendicular to the first direction. The insulating layer is located between the first via and the second via. The insulating layer includes a filler. The first conductive structure and the second conductive structure are electrically insulated. The first circuit and the second circuit are coplanar.
    Type: Grant
    Filed: November 21, 2021
    Date of Patent: October 17, 2023
    Assignee: Unimicron Technology Corp.
    Inventors: Pei-Wei Wang, Heng-Ming Nien, Ching-Sheng Chen, Yi-Pin Lin, Shih-Liang Cheng
  • Patent number: 11792928
    Abstract: In one aspect, a PCB is provided. The PCB includes at least one insulating layer, a blind slot, and at least one via. The at least on insulating layer includes a first surface and a second surface opposite the first surface. The blind slot is plated and formed in the at least one insulating layer, where the blind slot partially extends from the first surface to the second surface, and where the blind slot includes a conductive plating bonded along a major surface of the blind slot. The at least one via is electrically conductive and filled, where the at least one via is coupled with and extends between the conductive plating of the blind slot and the second surface of the at least one insulating layer.
    Type: Grant
    Filed: December 17, 2021
    Date of Patent: October 17, 2023
    Assignee: Acleap Power Inc.
    Inventors: John Andrew Trelford, Robert Joseph Roessler, Jose Daniel Rogers, Arturo Silva, Alok Lohia
  • Patent number: 11778741
    Abstract: A circuit board according to an embodiment includes an insulating layer; a circuit pattern disposed on an upper surface of the insulating layer; a first solder resist disposed on an upper surface of the insulating layer and having a height smaller than a height of the circuit pattern; and a second solder resist disposed on an upper surface of the first solder resist and including a first portion having an upper surface lower than an upper surface of the circuit pattern and a second portion having an upper surface higher than the upper surface of the circuit pattern, wherein the circuit pattern includes: a plurality of first circuit patterns disposed on an upper surface of a first region of the insulating layer, and a plurality of second circuit patterns disposed on an upper surface of a second region of the insulating layer; wherein the first portion of the second solder resist is disposed between the plurality of first circuit patterns to have an upper surface lower than an upper surface of the first circuit
    Type: Grant
    Filed: March 12, 2021
    Date of Patent: October 3, 2023
    Assignee: LG INNOTEK CO., LTD.
    Inventors: Yong Han Jeon, Jin Seok Lee, Tae Ki Kim
  • Patent number: 11778727
    Abstract: A semiconductor package assembly includes a circuit board, a heat dissipating element and a semiconductor device. The circuit board includes a conductive pattern. The heat dissipating element is located on the circuit board, where the heat dissipating element is connected to the conductive pattern. The semiconductor device is located on the circuit board and next to the heat dissipating element, where the semiconductor device is thermally connected to the heat dissipating element through the conductive pattern.
    Type: Grant
    Filed: August 30, 2021
    Date of Patent: October 3, 2023
    Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.
    Inventors: Jian-Ting Chen, Cheng-Wei Lu, Kuang-Hua Wang
  • Patent number: 11770906
    Abstract: The disclosure provides for methods of making electrically conductive apparatus, such as circuit boards. The methods include 3D-printing a ceramic material into a ceramic substrate that includes a void. A conductive material is infused into the void. The conductive materiel forms electrically conductive connections within the apparatus. Also disclosed are apparatus formed by the methods.
    Type: Grant
    Filed: August 27, 2021
    Date of Patent: September 26, 2023
    Assignee: SCHLUMBERGER TECHNOLOGY CORPORATION
    Inventors: John Michael Beshears, Steven O. Dunford
  • Patent number: 11770900
    Abstract: A printed circuit board (PCB) assembly is provided. The PCB assembly comprises a printed wiring board (PWB) and one or more electrical components mounted thereon. The PWB comprises a plurality of layers including conductive layers and insulative layers, where one or more of the insulative layers is a prepreg layer that is halogen-free; one or more slotted portions on a surface of the PWB, which are indented into the PWB; and one or more pads disposed on the surface of the PWB, which are paired with the one or more slotted portions. Each of the one or more electrical components is mounted on the surface of the PWB through a pair of a slotted portion and a pad.
    Type: Grant
    Filed: December 9, 2021
    Date of Patent: September 26, 2023
    Assignee: ABB Schweiz AG
    Inventors: Alok K. Lohia, Arturo Silva, Robert J. Catalano, Robert J. Roessler
  • Patent number: 11770902
    Abstract: A circuit board, a preparation method thereof, and an electronic device are provided. The circuit board includes: a substrate, defining a first through-hole; a metal block, embedded in the first through-hole and fixedly connected to the substrate; a conductive line layer, arranged on at least one side surface of the substrate; wherein the conductive line layer partially covers an opening of the first through-hole on a corresponding side surface of the substrate; and a conductive channel, penetrating the conductive line layer and the metal block in turn. The conductive channel comprises a second through-hole and a conductive medium plated on a wall of the second through-hole; an end of the conductive medium is connected to the conductive line layer, and another end of the conductive medium is connected to the metal block.
    Type: Grant
    Filed: October 12, 2021
    Date of Patent: September 26, 2023
    Assignee: WUXI SHENNAN CIRCUITS CO., LTD.
    Inventors: Yunfeng Jiao, Lei You, Zhicheng Yang, Lihua Zhang, Hua Miao
  • Patent number: 11770896
    Abstract: Disclosed are special component carriers made of MID-capable plastic in order to make the geometric arrangement of electrical components, such as microprocessors, LEDs, sensors, antennas and the like, on a circuit board more flexible. Said component carriers can have a standardized footprint for connecting to the circuit board and can be adapted to the terminals and the geometric arrangement of the components using individually applied conducting tracks, in particular in an LDS process. Furthermore, the specially shaped component carriers allow the electrical components to be geometrically oriented, in particular at a right angle to the circuit board and parallel to the circuit board, which is especially highly advantageous for antennas and acceleration sensors. Furthermore, SMT soldering is made possible in the pre-mounted state even for temperature-sensitive components.
    Type: Grant
    Filed: February 4, 2021
    Date of Patent: September 26, 2023
    Inventor: Thomas Hess
  • Patent number: 11757220
    Abstract: A paddle card includes a printed circuit board and a twin-axial cable. The PCB includes a first signal pad on a top surface of the PCB and a second signal pad on a bottom surface of the PCB. The second signal pad is directly below the first signal pad. The twin-axial cable includes a first signal conductor coupled to the first signal pad and a second signal conductor coupled to the second signal pad.
    Type: Grant
    Filed: July 27, 2021
    Date of Patent: September 12, 2023
    Assignee: Dell Products L.P.
    Inventors: Sandor Farkas, Bhyrav Mutnury
  • Patent number: 11758642
    Abstract: In one embodiment, a grounding structure for a printed circuit board (PCB) of an information handling system includes: a first ground via electrically coupled to a ground layer of the PCB; a second ground via electrically coupled to the ground layer of the PCB; and a conductive strip electrically coupling the first ground via to the second ground via, the conductive strip providing a vertical ground reference for a signal transferred from a first surface of the PCB to a second surface of the PCB through a signal via disposed on the PCB.
    Type: Grant
    Filed: December 20, 2021
    Date of Patent: September 12, 2023
    Assignee: Dell Products L.P.
    Inventors: Fong-An Kan, Chian-Ting Chen, Po Hsiang Chuang