Patents Examined by Karen Kusumakar
-
Patent number: 11948882Abstract: The method includes forming a first dielectric layer on a substrate, forming a via in the first dielectric layer, sequentially forming a first metal pattern, a first metal oxide pattern, a second metal pattern, and an antireflective pattern on the first dielectric layer, and performing an annealing process to react the first metal oxide pattern and the second metal pattern with each other to form a second metal oxide pattern. The forming the second metal oxide pattern includes forming the second metal oxide pattern by a reaction between a metal element of the second metal pattern and an oxygen element of the first metal oxide pattern.Type: GrantFiled: October 12, 2022Date of Patent: April 2, 2024Assignee: Samsung Electronics Co., Ltd.Inventors: Jihoon Chang, Jimin Choi, Yeonjin Lee, Hyeon-Woo Jang, Jung-Hoon Han
-
Patent number: 11948832Abstract: A semiconductor manufacturing process and semiconductor device having an airgap to isolate bottom implant portions of a substrate from upper source and drain device structure to reduce bottom current leakage and parasitic capacitance with an improved scalability on n-to-p spacing scaling. The disclosed device can be implanted to fabricate nanosheet FET and other such semiconductor device. The airgap is formed by etching into the substrate, below a trench in a vertical and horizontal direction. The trench is then filled with dielectric and upper device structure formed on either side of the dielectric filler trench.Type: GrantFiled: September 21, 2021Date of Patent: April 2, 2024Assignee: Applied Materials, Inc.Inventors: Yan Zhang, Johannes M. van Meer, Naushad K. Variam
-
Patent number: 11945963Abstract: A non-conductive substrate being at least partially coated with a paint including reduced graphene oxide and a thermosetting polymer, the non-conductive substrate being directly coated by the paint, a method for the manufacture of this coated non-conductive substrate, methods for detecting leaks or strain deformation and the uses of said coated non-conductive substrate.Type: GrantFiled: June 11, 2019Date of Patent: April 2, 2024Assignee: ArcelorMittalInventors: Abel Alvarez-Alvarez, Oscar Perez Vidal, Carlos Javier Rodriguez Martinez, Jose Paulino Fernandez Alvarez, Carlos Suarez Garcia, Hugo Blanco Iglesias, Jorge Melconmiguel
-
Patent number: 11935936Abstract: [Object] It is an object of the present invention to provide an aluminum alloy film having excellent bending resistance and heat resistance, and a thin film transistor including the aluminum alloy film. [Solving Means] In order to achieve the above-mentioned object, an aluminum alloy film according to an embodiment of the present invention includes: an Al pure metal that includes at least one type of a first additive element selected from the group consisting of Zr, Sc, Mo, Y, Nb, and Ti. A content of the first additive element is 0.01 atomic % or more and 1.0 atomic % or less. Such an aluminum alloy film has excellent bending resistance and excellent heat resistance. Further, also etching can be performed on the aluminum alloy film.Type: GrantFiled: March 28, 2019Date of Patent: March 19, 2024Assignee: ULVAC, INC.Inventors: Yuusuke Ujihara, Motoshi Kobayashi, Yasuhiko Akamatsu, Tomohiro Nagata, Ryouta Nakamura, Junichi Nitta, Yasuo Nakadai
-
Patent number: 11937497Abstract: Provided is an organic light-emitting device including: an anode; a cathode provided to face the anode; and organic material layers including a light emitting layer disposed between the anode and the cathode, wherein the light emitting layer, one or more layers of the organic material layers disposed between the anode and the light emitting layer, and one or more layers from among the organic material layers disposed between the cathode and the light emitting layer, each include one or more compounds each composed of sp3 carbon as a center, the light emitting layer includes a host including one or more anthracene-based compounds, and among organic materials included in the organic material layers, the bandgap energy (Ebg) of each of the organic materials except for a dopant compound is 3 eV or more.Type: GrantFiled: November 6, 2019Date of Patent: March 19, 2024Assignee: LG Chem, Ltd.Inventors: Jae Seung Ha, Minseung Chun, Woochul Lee, Sujeong Geum, Hongsik Yoon
-
Gate-all-around device with different channel semiconductor materials and method of forming the same
Patent number: 11929288Abstract: Semiconductor device and the manufacturing method thereof are disclosed.Type: GrantFiled: November 21, 2022Date of Patent: March 12, 2024Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventors: Jhe-Ching Lu, Bao-Ru Young, Yen-Sen Wang, Tsung-Chieh Tsai -
Patent number: 11929409Abstract: Semiconductor device includes a substrate having multiple fins formed from a substrate, a first source/drain feature comprising a first epitaxial layer in contact with a first fin, a second epitaxial layer formed on the first epitaxial layer, and a third epitaxial layer formed on the second epitaxial layer, the third epitaxial layer comprising a center portion and an edge portion that is at a different height than the center portion; a fourth epitaxial layer formed on the third epitaxial layer, a second source/drain feature adjacent the first source/drain feature, comprising a first epitaxial layer in contact with a second fin, a second epitaxial layer formed on the first epitaxial layer of the second source/drain feature, a third epitaxial layer formed on the second epitaxial layer of the second source/drain feature, the third epitaxial layer comprising a center portion and an edge portion that is at a different height than the center portion of the third epitaxial layer of the second source/drain feature; aType: GrantFiled: October 14, 2022Date of Patent: March 12, 2024Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Wei Ju Lee, Chun-Fu Cheng, Chung-Wei Wu, Zhiqiang Wu
-
Patent number: 11923366Abstract: In an embodiment, a device includes: a first semiconductor fin extending from a substrate; a second semiconductor fin extending from the substrate; a hybrid fin over the substrate, the second semiconductor fin disposed between the first semiconductor fin and the hybrid fin; a first isolation region between the first semiconductor fin and the second semiconductor fin; and a second isolation region between the second semiconductor fin and the hybrid fin, a top surface of the second isolation region disposed further from the substrate than a top surface of the first isolation region.Type: GrantFiled: July 9, 2021Date of Patent: March 5, 2024Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Po-Kang Ho, Tsai-Yu Huang, Huicheng Chang, Yee-Chia Yeo
-
Patent number: 11923150Abstract: Disclosed herein are IC structures with one or more decoupling capacitors based on dummy TSVs provided in a support structure. An example decoupling capacitor includes first and second capacitor electrodes and a capacitor insulator between them. The first capacitor electrode is a liner of a first electrically conductive material on sidewalls and a bottom of an opening in the support structure, the opening in the support structure extending from the first side towards, but not reaching, the second side. The capacitor insulator is a liner of a dielectric material on sidewalls and a bottom of the opening in the support structure lined with the first electrically conductive material. The second capacitor electrode is a second electrically conductive material filling at least a portion of the opening in the support structure lined with the first electrically conductive material and with the dielectric material.Type: GrantFiled: May 27, 2020Date of Patent: March 5, 2024Assignee: Intel CorporationInventor: Changyok Park
-
Patent number: 11923298Abstract: A semiconductor device includes a first active pattern on a substrate; a first gate electrode crossing the first active pattern; source/drain patterns in an upper portion of the first active pattern and at opposite sides, respectively, of the first gate electrode; a first gate capping pattern on the first gate electrode; an interlayer insulating layer on the source/drain patterns; first and second active contacts penetrating the interlayer insulating layer and being respectively connected to the pair of source/drain patterns; and a first interconnection layer on the first and second active contacts. The first interconnection layer may include a first insulating structure covering a top surface of the second active contact; and a first interconnection line covering a top surface of the first active contact and extending on the first insulating structure, and covering a top surface of the first gate capping pattern between the first and second active contacts.Type: GrantFiled: June 2, 2022Date of Patent: March 5, 2024Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Hyun-Seung Song, Kwang-Young Lee, Jonghyun Lee
-
Patent number: 11915927Abstract: Described herein is a technique capable of improving the controllability of firm thickness distribution. According to one aspect of the technique, there is provided a substrate processing apparatus including: a process chamber; a first and a second gas supply system; an exhaust system; and a controller for controlling the first and the second gas supply system and the exhaust system to form a film. The first gas supply system includes: a first and a second storage part; a first gas supply port for supplying a gas stored in the first storage part from an outer periphery toward a center of a substrate; and a second gas supply for supplying the gas stored in the second storage part from the outer periphery along a direction more inclined toward the outer periphery than a direction from the outer periphery toward the center of the substrate.Type: GrantFiled: May 13, 2022Date of Patent: February 27, 2024Assignee: Kokusai Electric CorporationInventors: Kazuyuki Okuda, Syuzo Sakurai, Yasuhiro Inokuchi, Masayoshi Minami
-
Patent number: 11916010Abstract: Disclosed herein are methods for manufacturing an integrated circuit (IC) structure, e.g., for manufacturing a metallization stack portion of an IC structure, with one or more self-aligned vias integrated in the back end of line (BEOL), and related semiconductor devices. The methods may employ direct metal etch for scaling the BEOL pitches of the metallization layers. In one aspect, an example method results in fabrication of a via that is self-aligned to both a metal line above it and a metal line below it. Methods described herein may provide improvements in terms of one or more of reducing the misalignment between vias and electrically conductive structures connected thereto, reducing the RC delays, and increasing reliability if the final IC structures.Type: GrantFiled: May 21, 2020Date of Patent: February 27, 2024Assignee: Intel CorporationInventors: Guillaume Bouche, Andy Chih-Hung Wei
-
Patent number: 11908794Abstract: In some embodiments, the present disclosure relates to an integrated chip that includes a lower dielectric arranged over a substrate. An interconnect wire is arranged over the dielectric layer, and a first interconnect dielectric layer is arranged outer sidewalls of the interconnect wire. A protection liner that includes graphene is arranged directly on the outer sidewalls of the interconnect wire and on a top surface of the interconnect wire. The integrated chip further includes a first etch stop layer arranged directly on upper surfaces of the first interconnect dielectric layer, and a second interconnect dielectric layer arranged over the first interconnect dielectric layer and the interconnect wire. Further, an interconnect via extends through the second interconnect dielectric layer, is arranged directly over the protection liner, and is electrically coupled to the interconnect wire.Type: GrantFiled: April 12, 2022Date of Patent: February 20, 2024Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Shin-Yi Yang, Hsin-Yen Huang, Ming-Han Lee, Shau-Lin Shue, Yu-Chen Chan, Meng-Pei Lu
-
Patent number: 11908748Abstract: A semiconductor device includes a substrate having a first region and a second region of opposite conductivity types, an isolation feature over the substrate, a first fin protruding from the substrate and through the isolation feature in the first region, a first epitaxial feature over the first fin, a second fin protruding from the substrate and through the isolation feature in the second region, and a second epitaxial feature over the second fin. A portion of the isolation feature located between the first fin and the second fin protrudes from a top surface of the isolation feature.Type: GrantFiled: November 15, 2022Date of Patent: February 20, 2024Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventors: Feng-Ching Chu, Wei-Yang Lee, Feng-Cheng Yang, Yen-Ming Chen
-
Patent number: 11903216Abstract: In accordance with embodiments, a memory array is formed with a multiple patterning process. In embodiments a first trench is formed within a multiple layer stack and a first conductive material is deposited into the first trench. After the depositing the first conductive material, a second trench is formed within the multiple layer stack, and a second conductive material is deposited into the second trench. The first conductive material and the second conductive material are etched.Type: GrantFiled: May 13, 2022Date of Patent: February 13, 2024Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventors: Feng-Cheng Yang, Meng-Han Lin, Sheng-Chen Wang, Han-Jong Chia, Chung-Te Lin
-
Patent number: 11903198Abstract: A semiconductor device according to an embodiment includes a stacked body including a plurality of conductive layers and a plurality of first insulation layers alternately stacked in a first direction. The conductive layers each include a first metal layer and a second metal layer. The first metal layer contains a first metal element and a substance that is chemically reactive with a material gas containing the first metal element. The second metal layer contains the first metal element and has a lower content of the substance than the first metal layer. The first metal layer is disposed between the first insulation layers and the second metal layer.Type: GrantFiled: June 17, 2021Date of Patent: February 13, 2024Assignee: Kioxia CorporationInventors: Kenichi Ide, Hiroko Tahara
-
Patent number: 11901292Abstract: A microelectronic device comprises pillar structures comprising semiconductive material, contact structures in physical contact with upper portions of the pillar structures, and conductive structures over and in physical contact with the contact structures. Each of the conductive structures comprises an upper portion having a first width, and a lower portion vertically interposed between the upper portion and the contact structures. The lower portion has a tapered profile defining additional widths varying from a second width less than the first width at an uppermost boundary of the lower portion to a third width less than the second width at a lowermost boundary of the lower portion. Memory devices, electronic systems, and methods of forming microelectronic devices are also described.Type: GrantFiled: August 11, 2022Date of Patent: February 13, 2024Inventors: Shuangqiang Luo, Indra V. Chary
-
Patent number: 11894391Abstract: A contact resistance monitoring device, a manufacturing method thereof, and a display panel are provided. The contact resistance monitoring device includes a substrate, a gate metal layer disposed on the substrate, an interlayer dielectric layer disposed on the substrate, a source and drain metal layers disposed in the recessed hole of the interlayer dielectric layer, and a pixel electrode layer disposed on the interlayer dielectric layer and the source and drain metal layer.Type: GrantFiled: July 8, 2020Date of Patent: February 6, 2024Inventor: Xiaohui Nie
-
Patent number: 11887985Abstract: A method includes etching a substrate to form a semiconductor fin, forming a gate stack on a top surface and sidewalls of the semiconductor fin, and forming a first recess in the semiconductor fin on a side of the gate stack, wherein forming the first recess comprises, performing a first etching process to form a first portion of the first recess, depositing a first dielectric layer on sidewalls of the gate stack and the first portion of the first recess, performing a second etching process to form a second portion of the first recess using the first dielectric layer as a mask, wherein the second portion of the first recess extends under the gate stack, and performing a third etching process to remove the first dielectric layer.Type: GrantFiled: June 18, 2021Date of Patent: January 30, 2024Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventor: Yu-Rung Hsu
-
Patent number: 11876017Abstract: Integrated circuit devices and methods of forming the same are provided. The methods of forming an integrated circuit device may include forming a first insulating layer and a via contact on a substrate. The substrate may include an upper surface facing the via contact, and the via contact may be in the first insulating layer and may include a lower surface facing the substrate and an upper surface opposite to the lower surface. The methods may also include forming a second insulating layer and a metallic wire on the via contact. The metallic wire may be in the second insulating layer and may include a lower surface that faces the substrate and contacts the upper surface of the via contact. Both the lower surface of the metallic wire and an interface between the metallic wire and the via contact may have a first width in a horizontal direction that is parallel to the upper surface of the substrate.Type: GrantFiled: December 15, 2021Date of Patent: January 16, 2024Assignee: Samsung Electronics Co., Ltd.Inventors: Tae Yong Bae, Hoon Seok Seo, Ki Hyun Park, Hak-Sun Lee