Patents Examined by Long Nguyen
-
Patent number: 11710526Abstract: A memory system includes a connector through which power for the memory system is to be supplied from an external device, a controller, a nonvolatile memory device, a power source circuit connected to the controller and the nonvolatile memory device by power lines through which power is supplied to the controller and the nonvolatile memory device, and a power source control circuit that receives a supply of power from the external device through the connector and supplies the power to the power control circuit. The power source control circuit is configured to detect using a divided voltage of a voltage of the power supplied thereto, that the voltage of the power supplied thereto is higher than a predetermined voltage and interrupt the power supplied to the power control circuit if the voltage of the power supplied thereto is higher than the predetermined voltage.Type: GrantFiled: January 18, 2022Date of Patent: July 25, 2023Assignee: Kioxia CorporationInventor: Naoki Kimura
-
Patent number: 11711075Abstract: Disclosed is a low-power negative voltage generator for RF switches, which is provided with a monostable trigger and a voltage-controlled oscillator before a non-overlapping clock circuit and a charge pump. The monostable trigger can change from a stable state to a transient state when a switch channel selection signal jumps; the clock frequency of the voltage controlled oscillator will be increased during the transient state of the monostable trigger, and after the monostable trigger returns to a stable state, its clock frequency will be reduced to the initial state, thereby ensuring that the circuit power consumption is reduced while the transient characteristic is high.Type: GrantFiled: September 28, 2022Date of Patent: July 25, 2023Assignee: GUANGDONG UNIVERSITY OF TECHNOLOGYInventors: Zhihao Zhang, Jiehai Zhou, Caifeng Mai, Chaoyu Huang, Bin Liu
-
Patent number: 11711077Abstract: A regeneration circuit includes a first inverting circuit and a second inverting circuit. The regeneration circuit also includes a first transistor coupled to an input of the second inverting circuit, and a second transistor coupled to an input of the first inverting circuit, a third transistor and a fourth transistor. A gate of the first transistor and a gate of the fourth transistor are coupled to a first input, and a gate of the second transistor and a gate of the fourth transistor are coupled to a second input. The regeneration circuit further includes a first switch and a second switch. The first switch and the third transistor are coupled in series between a first rail and the first transistor, and the second switch and the fourth transistor are coupled in series between the first rail and the second transistor.Type: GrantFiled: June 2, 2022Date of Patent: July 25, 2023Assignee: QUALCOMM INCORPORATEDInventors: Chiu Keung Tang, Zhiqin Chen
-
Patent number: 11711106Abstract: The present disclosure provides multi-channel receiver and multi-channel reception method.Type: GrantFiled: November 10, 2021Date of Patent: July 25, 2023Assignee: Montage LZ Technologies (Chengdu) Co., Ltd.Inventors: Shunfang Wu, Mingfu Shi, Jun Xu, Shawn Si
-
Patent number: 11705891Abstract: Embodiments of the present disclosure provide a level shifter, including: first and second NMOS transistors, wherein the sources of the first and second NMOS transistors are coupled to a first voltage, the gate of the first NMOS transistor is connected to an inverse of an input signal that varies between a second voltage and a third voltage, and wherein the gate of the second NMOS transistor receives a buffer of the input signal. a breakdown protection circuit has third and fourth NMOS transistors, the gates of the third and fourth NMOS transistors being connected to the third voltage, the drain of the first NMOS transistor being connected to the source of the third NMOS transistor, and the drain of the second NMOS transistor being connected to the source of the fourth NMOS transistor. A pull-up circuit is connected to the drains of the third and fourth NMOS transistors.Type: GrantFiled: May 17, 2022Date of Patent: July 18, 2023Assignee: GLOBALFOUNDRIES U.S. Inc.Inventors: Siva Kumar Chinthu, Devesh Dwivedi, Sundar Veerendranath Palle, Lejan Pu
-
Patent number: 11695416Abstract: A level shifter includes an input circuit having first and second input terminals configured to receive complementary input signals at a first voltage level and a second voltage level. A cross-latch circuit is coupled to the input circuit, and has first and second output terminals configured to provide complementary output signals at a third voltage level and a fourth voltage level. The input circuit includes first and second control nodes configured to output first and second control signals at the first voltage level and the fourth voltage level based on the input signals. A tracking circuit is coupled to the input circuit and the cross-latch circuit, and is configured to input first and second tracking signals to the cross-latch circuit based on the first and second control signals, wherein the first tracking signal is the greater of the first control signal and the third voltage level, and the second tracking signal is the greater of the second control signal and the third voltage level.Type: GrantFiled: October 18, 2021Date of Patent: July 4, 2023Inventors: Wan-Yen Lin, Chia-Hui Chen, Chia-Jung Chang
-
Patent number: 11689199Abstract: An analogue switch arrangement includes an analogue switch including a first and second transistor in parallel between an input terminal and an output terminal and an input transistor arrangement including a first control transistor, a second control transistor, a first voltage control transistor and a second voltage control transistor. The gate terminals of both the first and second transistors are configured to receive a first and second control signal for controlling the analogue switch between an on-state and an off-state. The gate terminals of both the first and second voltage control transistors are configured to receive a voltage based on the voltage at the output terminal to provide for control of the voltage applied at the input terminal based on the voltage at the output terminal when the analogue switch is in the off-state.Type: GrantFiled: June 21, 2022Date of Patent: June 27, 2023Assignee: NXP USA, Inc.Inventors: Jianluo Chen, Jianzhou Wu, Yikun Mo
-
Patent number: 11682332Abstract: Provided is a semiconductor device which can operate stably even in the case where a transistor thereof is a depletion transistor. The semiconductor device includes a first transistor for supplying a first potential to a first wiring, a second transistor for supplying a second potential to the first wiring, a third transistor for supplying a third potential at which the first transistor is turned on to a gate of the first transistor and stopping supplying the third potential, a fourth transistor for supplying the second potential to the gate of the first transistor, and a first circuit for generating a second signal obtained by offsetting a first signal. The second signal is input to a gate of the fourth transistor. The potential of a low level of the second signal is lower than the second potential.Type: GrantFiled: April 1, 2022Date of Patent: June 20, 2023Assignee: Semionductor Energy Laboratory Co., Ltd.Inventor: Atsushi Umezaki
-
Patent number: 11677388Abstract: A latch circuit includes a power supply node, first and second input nodes, and first and second output nodes. A first switching device is coupled between the first and second output nodes and is turned on and off in response to respective first and second states of a clock signal. A first transistor has a source coupled with a common node, a drain coupled with the second output node, and a gate directly coupled with the first input node, and a second transistor has a source coupled with the common node, a drain coupled with the first output node, and a gate directly coupled with the second input node. A second switching device is coupled between the common node and the power supply node and is turned on and off in response to the respective second and first states of the clock signal.Type: GrantFiled: April 24, 2018Date of Patent: June 13, 2023Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Tsung-Ching (Jim) Huang, Chan-Hong Chern, Ming-Chieh Huang, Chih-Chang Lin, Tien-Chun Yang
-
Patent number: 11677387Abstract: A clock circuit includes a latch circuit, a memory state latch circuit, a first inverter, a memory state trigger circuit and a second inverter. The latch circuit is configured to latch an enable signal, and to generate a latch output signal based on a first clock signal and a first output clock signal. The memory state latch circuit is configured to latch a second output clock signal responsive to a third output clock signal. The first inverter is configured to generate the first output clock signal responsive to the third output clock signal. The memory state trigger circuit is configured to generate the second output clock signal responsive to the latch output signal. The second inverter is configured to generate the first clock signal responsive to a second clock signal, and configured to control the latch circuit and the memory state trigger circuit based on the first clock signal.Type: GrantFiled: April 29, 2022Date of Patent: June 13, 2023Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Hao-I Yang, Cheng Hung Lee, Chen-Lin Yang, Chiting Cheng, Fu-An Wu, Yangsyu Lin
-
Patent number: 11672059Abstract: A light source device that includes a first resistor that is connected to a given potential, a light emitting element that is connected in series to the first resistor, a second resistor that is connected to the given potential, and a first current source that is connected in series to the second resistor and that is configured to supply a freely-selected current within a given range are included. A first voltage is taken out from a first connection part where the first resistor and the light emitting element are connected to each other and a second voltage is taken out from a second connection part where the second resistor and the first current source are connected to each other.Type: GrantFiled: January 16, 2020Date of Patent: June 6, 2023Assignee: SONY SEMICONDUCTOR SOLUTIONS CORPORATIONInventors: Takashi Masuda, Mitsushi Tabata, Koichi Okamoto, Yasuo Oba
-
Patent number: 11664786Abstract: To provide a hysteresis comparator having a small circuit area and low power consumption. The hysteresis comparator includes a comparator, a switch, a first capacitor, a second capacitor, and a logic circuit. A first terminal of the switch is electrically connected to one of a pair of conductive regions of the first capacitor, one of a pair of conductive regions of the second capacitor, and a first input terminal of the comparator. An output terminal of the comparator is electrically connected to an input terminal of the logic circuit. An output terminal of the logic circuit is electrically connected to the other of the pair of conductive regions of the second capacitor. The logic circuit has a function of generating an inverted signal of a signal input to the input terminal of the logic circuit and outputting the inverted signal to the output terminal of the logic circuit. A reference potential is input to the first input terminal of the comparator and the reference potential is held by the switch.Type: GrantFiled: June 9, 2022Date of Patent: May 30, 2023Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Yuki Okamoto, Kei Takahashi
-
Patent number: 11658651Abstract: An RF switch circuit is provided. The RF switch circuit may include a first switch disposed between a transmitting port and an antenna port and including a plurality of first transistors; a second switch disposed between the antenna port and a receiving port and including a plurality of second transistors; and a switch control circuit configured to generate control voltages to control the first transistors and the second transistors, generate a first Off voltage to turn off at least one first transistor among the plurality of first transistors and the plurality of second transistors in a transmitting mode, and generate a second Off voltage to turn off at least one second transistor among the plurality of first transistors and the plurality of second transistors in a receiving mode, wherein the second Off voltage may be higher than the first Off voltage.Type: GrantFiled: July 14, 2022Date of Patent: May 23, 2023Assignee: Samsung Electro-Mechanics Co., Ltd.Inventors: Shinhaeng Heo, Byeonghak Jo, Wonsun Hwang, Hyunjin Yoo
-
Patent number: 11650232Abstract: An electronic device includes circuitry configured to output a first output signal shifting to a logic high level at a first time in response to a supply voltage reaching a first voltage level, output a second output signal shifting to a logic high level at a second time occurring after the first time in response to the supply voltage reaches a second level higher than the first level; and the circuitry includes an AND gate circuit configured to output a reset signal based on the first output signal and the second output signal.Type: GrantFiled: July 25, 2022Date of Patent: May 16, 2023Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Cheolhwan Lim, Junhee Shin, Haejung Choi, Kwangho Kim, Hyunmyoung Kim
-
Patent number: 11652446Abstract: A frequency multiplier includes an input section having inputs to receive an input signal having an input frequency, a mixer section, and an output section magnetically coupled to the input section and generating an output signal in response to the input signal. The mixer section may be coupled to the input section by a common mode node forming a path for a common mode current to flow to the mixer section and be magnetically coupled to the common mode node. The input section may generate a signal current, and the mixer section may be magnetically coupled to the input section and be directly capacitively coupled to the input section through a capacitor in a signal current path. The mixer section may have differential inputs capacitively coupled to the input section and also be coupled to the input section through a current path. A current helper section may be coupled to the current path.Type: GrantFiled: March 15, 2022Date of Patent: May 16, 2023Assignee: Texas Instruments IncorporatedInventors: Sachin Kalia, Tolga Dinc, Swaminathan Sankaran
-
Patent number: 11644487Abstract: An integrated circuit including a comparator having a first input to receive a reference voltage, a second input, and an output to provide an under-voltage indicator. Sense points are configured to provide a plurality of sense point voltages, each sense point providing a corresponding sense point voltage of the plurality of sense point voltages; and a minimum voltage tracking circuit configured to receive the plurality of sense point voltages and provide an output voltage which tracks whichever sense point voltage of the plurality of sense point voltages is currently a minimum sense point voltage. The comparator receives the output voltage at the second input and asserts the under-voltage indicator when the output voltage is below the reference voltage.Type: GrantFiled: April 21, 2021Date of Patent: May 9, 2023Assignee: NXP B.V.Inventors: Andre Luis Vilas Boas, Bruno Caceres Carrilho, Andre Gunther, Jeffrey Alan Goswick
-
Patent number: 11646716Abstract: An acoustic resonator filter includes: a series unit including at least one series acoustic resonator electrically connected, in series, between first and second ports configured to pass a radio frequency (RF) signal; a first shunt unit disposed on a first shunt connection path between the at least one series acoustic resonator and a ground, the first shunt unit including a plurality of shunt acoustic resonators connected to each other in series and having different resonance frequencies; and a second shunt unit disposed in a second shunt connection path between the at least one series acoustic resonator and the ground, the second shunt unit including at least one shunt acoustic resonator and having higher inductance than inductance of the first shunt unit.Type: GrantFiled: March 15, 2021Date of Patent: May 9, 2023Assignee: Samsung Electro-Mechanics Co., Ltd.Inventors: Chan Hee Park, Sung Tae Kim, Jung Woo Sung
-
Patent number: 11637552Abstract: A speed-up circuit is configured to be provided between a power supply terminal and a gate of a semiconductor switching element. An impedance element is configured to be provided between a signal input terminal and a node, the node being between the speed-up circuit and the gate of the semiconductor switching element. In the speed-up circuit, a second field effect transistor is connected in series to a first field effect transistor and is configured to be connected to the gate of the semiconductor switching element. The impedance element has an impedance higher than an impedance of the speed-up circuit when both the first field effect transistor and the second field effect transistor are in an ON state.Type: GrantFiled: April 28, 2020Date of Patent: April 25, 2023Assignee: PANASONIC INTELLECTUAL PROPERTY MANAGEMENT CO., LTD.Inventors: Yusuke Kinoshita, Takashi Ichiryu, Ryusuke Kanomata, Hidetoshi Ishida
-
Patent number: 11632100Abstract: Embodiments provide a method for data storage and comparison, a storage comparison circuit device, and a semiconductor memory. The storage comparison circuit device includes a latch and a comparator. The latch is configured to latch inputted first input data and output first output data and second output data. The first output data are the same as the first input data, whereas the second output data are different from the first input data, wherein the first output data and the second output data are respectively inputted into the comparator. The comparator is configured to receive second input data, the first output data and the second output data, and to output a comparison result. By using modular structures of the latch and the comparator, device data can be simplified for the latch and the comparator, chip area can be reduced, calculation amount can be reduced, and efficiency of data comparison can be improved.Type: GrantFiled: February 18, 2021Date of Patent: April 18, 2023Assignee: CHANGXIN MEMORY TECHNOLOGIES, INC.Inventor: Liang Zhang
-
Patent number: 11626863Abstract: The present disclosure relates to a high speed, differential input, single phase clock circuit. The circuit may include a cross-coupled PMOS connected with a cross-coupled NMOS via a pass gate. The circuit may further include a single-phase clock in communication with the cross-coupled PMOS and the cross-coupled NMOS. The circuit may also include a master and a slave each having an output node that charges and discharges to VDD or ground respectively, wherein there is no direct feedback from an output of the circuit to an input the circuit and there is no precharged state in the circuit.Type: GrantFiled: July 13, 2021Date of Patent: April 11, 2023Assignee: Cadence Design Systems, Inc.Inventor: Rajendra Singh Shahi