Patents Examined by Meiya Li
-
Patent number: 11217650Abstract: A display unit includes a substrate, a first electrode, a second electrode, an organic layer, and an auxiliary electrically-conductive layer. The substrate includes a pixel region including a plurality of pixels and a peripheral region outside the pixel region. The first electrode is provided for each of the plurality of pixels in the pixel region on the substrate. The second electrode is opposed to the first electrode, and is provided common for the plurality of pixels. The organic layer is provided between the second electrode and the first electrode, and includes a light-emitting layer. The auxiliary electrically-conductive layer includes an organic electrically-conductive material, and the auxiliary electrically-conductive layer is disposed in the pixel region on the substrate and is electrically coupled to the second electrode.Type: GrantFiled: December 4, 2018Date of Patent: January 4, 2022Assignee: JOLED INC.Inventors: Yasuhiro Terai, Yasuharu Shinokawa, Jiro Yamada, Atsuhito Murai, Masahiko Kondo, Noriteru Maeda
-
Patent number: 11201242Abstract: A semiconductor structure is provided that includes non-metal semiconductor alloy containing contact structures for field effect transistors (FETs), particularly p-type FETs. Notably, each non-metal semiconductor alloy containing contact structure includes a highly doped epitaxial semiconductor material directly contacting a topmost surface of a source/drain region of the FET, a titanium liner located on the highly doped epitaxial semiconductor material, a diffusion barrier liner located on the titanium liner, and a contact metal portion located on the diffusion barrier liner.Type: GrantFiled: July 9, 2015Date of Patent: December 14, 2021Assignee: International Business Machines CorporationInventors: Veeraraghavan S. Basker, Keith E. Fogel, Nicole S. Munro, Alexander Reznicek
-
Solid state light sheet having wide support substrate and narrow strips enclosing LED dies in series
Patent number: 11189753Abstract: A solid state light sheet and method of fabricating the sheet are disclosed. In one embodiment, bare LED chips have top and bottom electrodes, where the bottom electrode is a large reflective electrode. The bottom electrodes of an array of LEDs (e.g., 500 LEDs) are bonded to an array of electrodes formed on a flexible bottom substrate. Conductive traces are formed on the bottom substrate connected to the electrodes. A transparent top substrate is then formed over the bottom substrate. Various ways to connect the LEDs in series are described along with many embodiments. In one method, the top substrate contains a conductor pattern that connects to LED electrodes and conductors on the bottom substrate.Type: GrantFiled: February 26, 2020Date of Patent: November 30, 2021Assignee: Quarkstar LLCInventors: Louis Lerman, Allan Brent York, Michael David Henry, Robert V. Steele, Brian D. Ogonowsky -
Patent number: 11189766Abstract: Solid-state lighting devices including light-emitting diodes (LEDs) and LED packages are disclosed. LED packages are provided with improved thermal and/or electrical coupling between LED chips and submounts or lead frames. Various configurations of submounts with via arrangements are disclosed to provide improved coupling between LED chips and submounts. LED chip contacts are disclosed with one or more openings that are registered with vias to provide more uniform mounting. Multiple LED chips may be arranged around a thermally conductive element on a submount, and a via in the submount may be registered with the thermally conductive element. Subassemblies are provided between LED chips and lead frames to improve electrical and thermal coupling. Underfill materials may be arranged between LED chips and lead frames to provide improved mechanical support.Type: GrantFiled: January 16, 2019Date of Patent: November 30, 2021Assignee: CreeLED, Inc.Inventors: Arthur F. Pun, Colin Blakely, Kyle Damborsky, Jae-Hyung Jeremiah Park
-
Patent number: 11189642Abstract: To provide a highly reliable semiconductor device including an oxide semiconductor. Further to provide a highly reliable light-emitting device including an oxide semiconductor. A second electrode sealed together with a semiconductor element including an oxide semiconductor hardly becomes inactive. A hydrogen ion and/or a hydrogen molecule produced by reaction of the active second electrode with moisture remaining in the semiconductor device and/or moisture entering from the outside of the device increase the carrier concentration in the oxide semiconductor, which causes a reduction in the reliability of the semiconductor device. An adsorption layer of a hydrogen ion and/or a hydrogen molecule may be provided on the other surface side of the second electrode having one surface in contact with the organic layer. Further, an opening which a hydrogen ion and/or a hydrogen molecule passes through may be provided for the second electrode.Type: GrantFiled: September 1, 2011Date of Patent: November 30, 2021Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventor: Kaoru Hatano
-
Patent number: 11183496Abstract: Semiconductor devices are provided. The semiconductor device includes an active fin which extends along a first direction and has a protruding shape, a gate structure which is disposed on the active fin to extend along a second direction intersecting the first direction, and a spacer which is disposed on at least one side of the gate structure, wherein the gate structure includes a first area and a second area which is adjacent to the first area in the second direction, wherein a first width of the first area in the first direction is different from a second width of the second area in the first direction, and the spacer extends continuously along both the first area and the second area.Type: GrantFiled: March 27, 2019Date of Patent: November 23, 2021Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Ju-Youn Kim, Hyun-Jo Kim, Hwa-Sung Rhee
-
Patent number: 11164890Abstract: A semiconductor structure includes layer stack structures laterally extending along a first horizontal direction and spaced apart from each other along a second horizontal direction by line trenches. Each of the layer stack structures includes at least one instance of a unit layer sequence that includes, from bottom to top or top to bottom, a doped semiconductor source strip, a channel-level insulating strip, and a doped semiconductor drain strip. Line trench fill structures are located within a respective one of the line trenches. Each of the line trench fill structures includes a laterally-alternating sequence of memory pillar structures and dielectric pillar structures. Each of the memory pillar structures includes a gate electrode, at least one pair of ferroelectric dielectric layers, and at least one pair of vertical semiconductor channels located at each level of the channel-level insulating strips.Type: GrantFiled: January 9, 2020Date of Patent: November 2, 2021Assignee: SANDISK TECHNOLOGIES LLCInventors: Yanli Zhang, Johann Alsmeier, Fei Zhou
-
Patent number: 11164966Abstract: Disclosed herein are single electron transistor (SET) devices, and related methods and devices. In some embodiments, a SET device may include: first and second source/drain (S/D) electrodes; a plurality of islands, disposed between the first and second S/D electrodes; and dielectric material disposed between adjacent ones of the islands, between the first S/D electrode and an adjacent one of the islands, and between the second S/D electrode and an adjacent one of the islands.Type: GrantFiled: September 30, 2016Date of Patent: November 2, 2021Assignee: Intel CorporationInventors: Hubert C. George, James S. Clarke
-
Patent number: 11164883Abstract: A three-dimensional memory device includes an alternating stack of insulating layers and electrically conductive layers located over a substrate, and memory stack structures extending through the alternating stack. Each of the memory stack structures comprises a memory film and a vertical semiconductor channel contacting an inner sidewall of the memory film. The electrically conductive layers include aluminum and silicon and provide low resistance electrically conductive paths as word lines of the three-dimensional memory device. The aluminum-based electrically conductive layers can provide low resistivity, low mechanical stress, and thermal stability for use as high performance word lines.Type: GrantFiled: June 27, 2018Date of Patent: November 2, 2021Assignee: SANDISK TECHNOLOGIES LLCInventors: Peter Rabkin, Masaaki Higashitani, Jayavel Pachamuthu
-
Patent number: 11158626Abstract: A semiconductor integrated circuit device may include a pad, a first voltage protection unit and a second voltage protection unit. The first voltage protection unit may be connected with the pad. The first voltage protection unit may be configured to maintain a turn-off state when a test voltage having a negative level may be applied from the pad. The second voltage protection unit may be connected between the first voltage protection unit and a ground terminal. The second voltage protection unit may be turned-on when an electrostatic voltage having a positive level may be applied from the pad. The second voltage protection unit may include a plurality of gate positive p-channel metal oxide semiconductor (GPPMOS) transistors serially connected with each other.Type: GrantFiled: January 19, 2018Date of Patent: October 26, 2021Assignee: SK hynix Inc.Inventors: Chang Hwi Lee, Hee Jeong Son, Ki Ryong Jung, Seung Yeop Lee
-
Patent number: 11158533Abstract: A semiconductor structure is provided. The semiconductor structure includes a substrate, a first trench, and a second trench. The substrate has a first region and a second region. The first trench is formed in the substrate within the first region. The first trench is surrounded by a first protrusion structure having a top portion and sidewalls. The second trench is formed in the substrate within the second region. The second trench is surrounded by a second protrusion structure having a top portion and sidewalls. The second trench is deeper than the first trench. The connection portion between the top portion and the sidewalls of the second protrusion structure has a greater radius of curvature than the connection portion between the top portion and the sidewalls of the first protrusion structure.Type: GrantFiled: November 7, 2018Date of Patent: October 26, 2021Assignee: Vanguard International Semiconductor CorporationInventors: Ching-Yi Hsu, Pi-Kuang Chuang, Po-Sheng Hu
-
Patent number: 11158563Abstract: A power semiconductor module including a cooling apparatus and a power semiconductor device mounted on the cooling apparatus, wherein the cooling apparatus includes: a ceiling plate that; a case; and a cooling fin, a ceiling plate and the case respectively include fastening portions that are used to fasten the ceiling plate and the case to an external apparatus, while the ceiling plate and the outer edge portion are arranged in an overlapping manner, the power semiconductor device includes a circuit substrate and a terminal case, the fastening portions protrude farther outward than a periphery of the ceiling plate, and the terminal case includes a case body arranged along a perimeter of the circuit substrate and reinforcing portions that extend to top surface sides of the fastening portions.Type: GrantFiled: July 30, 2019Date of Patent: October 26, 2021Assignee: FUJI ELECTRIC CO., LTD.Inventors: Hiromichi Gohara, Takafumi Yamada, Yuta Tamai
-
Patent number: 11145812Abstract: A resistive random access memory device includes a first electrode; a solid electrolyte made of metal oxide extending onto the first electrode; a second electrode able to supply mobile ions circulating in the solid electrolyte made of metal oxide to the first electrode to form a conductive filament between the first and second electrodes when a voltage is applied between the first and second electrodes; an interface layer including a transition metal from groups 3, 4, 5 or 6 of the periodic table and a chalcogen element; the interface layer extending onto the solid electrolyte made of metal oxide, the second electrode extending onto the interface layer.Type: GrantFiled: October 16, 2017Date of Patent: October 12, 2021Assignee: COMMISSARIAT A L'ENERGIE ATOMIQUE ET AUX ENERGIES ALTERNATIVESInventors: Gabriel Molas, Philippe Blaise, Faiz Dahmani, Elisa Vianello
-
Patent number: 11145617Abstract: A semiconductor structure includes a substrate, a chip, a plurality of conductive bumps, a flexible printed circuit (FPC) board and a plurality of circuit patterns. The chip is disposed on the substrate and includes a plurality of pads. The conductive bumps are disposed on the pads respectively. The FPC board is connected between the substrate and the chip, and the conductive bumps penetrate through an end of the FPC board. The circuit patterns are disposed on the FPC board and electrically connected to the conductive bumps and the substrate.Type: GrantFiled: March 21, 2019Date of Patent: October 12, 2021Assignee: Winbond Electronics Corp.Inventor: Yu-Ming Chen
-
Patent number: 11139248Abstract: A mounting substrate according to an embodiment of the present technology includes: a wiring substrate (30); a fine L/S layer (40) formed in contact with a top surface of the wiring substrate; and a plurality of elements (12, 13) arranged in a matrix on a top surface of the fine L/S layer. The wiring substrate includes a plurality of first wiring lines (SigB1, Gate2), and a plurality of vias (14) arranged at a period corresponding to an integral multiple of an arrangement period of the plurality of element, and two or more of the vias are provided for each of the first wiring lines. Two or more adjacent ones of the elements on the fine L/S layer are electrically coupled to common one of the vias through one or more second wiring lines (16).Type: GrantFiled: March 17, 2015Date of Patent: October 5, 2021Assignee: Sony Semiconductor Solutions CorporationInventor: Akiyoshi Aoyagi
-
Patent number: 11088274Abstract: A semiconductor device structure can include: (i) a first semiconductor layer having dopants of a first type; (ii) a second semiconductor layer having the dopants of the first type on the first semiconductor layer, where the second semiconductor layer is lightly-doped relative to the first semiconductor layer; (iii) first and second column regions spaced from each other in the second semiconductor layer, where the second column region is arranged between two of the first column regions; and (iv) first and second first sub-column regions laterally arranged in the second column region, where a doping concentration of the first sub-column region decreases in a direction from the first column region to the second sub-column region, and where a doping concentration of the second sub-column region decreases in a direction from the first column region to the first sub-column region.Type: GrantFiled: September 24, 2015Date of Patent: August 10, 2021Assignee: Silergy Semiconductor Technology (Hangzhou) LTDInventor: Zhongping Liao
-
Patent number: 11081561Abstract: Structures for a field-effect transistor and methods of forming a field-effect transistor. An isolation region is arranged to surround an active device region, which is composed of a semiconductor material. A trench is arranged in the active device region. The trench includes a bottom surface and a sidewall extending from the bottom surface to a top surface of the active device region. A gate electrode of the field-effect transistor has a first section on the top surface of the active device region, a second section on the bottom surface of the trench, and a third section on the sidewall of the trench.Type: GrantFiled: May 7, 2019Date of Patent: August 3, 2021Assignee: GLOBALFOUNDRIES U.S. INC.Inventors: Steven M. Shank, Anthony K. Stamper, Siva P. Adusumilli
-
Patent number: 11081475Abstract: An embodiment integrated circuit structure includes a substrate, a metal pad over the substrate, a post-passivation interconnect (PPI) structure over the substrate and electronically connected to the metal pad, a first polymer layer over the PPI structure, an under bump metallurgy (UBM) extending into an opening in the first polymer layer and electronically connected to the PPI structure, and a barrier layer on a top surface of the first polymer layer adjacent to the UBM.Type: GrantFiled: February 27, 2017Date of Patent: August 3, 2021Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Jing-Cheng Lin, Jui-Pin Hung, Hsien-Wen Liu, Min-Chen Lin
-
Patent number: 11024597Abstract: A first conductive pad is connected to a second conductive pad by using a post-transition metal and a nanoporous metal. An example of the post-transition metal is indium. An example of the nanoporous metal is nanoporous gold. A block of the post-transition metal is formed on the first conductive pad. The block of the post-transition metal is coated with a layer of anti-corrosion material. A block of the nanoporous metal is formed on the second conductive pad. The block of the post-transition metal and the block of the nanoporous metal are thermal compressed to form an alloy between the first conductive pad and the second conductive pad.Type: GrantFiled: January 19, 2018Date of Patent: June 1, 2021Assignee: Facebook Technologies, LLCInventor: John Michael Goward
-
Patent number: 11024582Abstract: A semiconductor device includes a substrate, a carbon-containing diffusion barrier, a phosphorus-containing source/drain feature, a gate structure, and a gate spacer. The substrate has a channel region. The carbon-containing diffusion barrier is present in the substrate. The phosphorus-containing source/drain feature is present in the substrate, and the carbon-containing diffusion barrier is between the channel region and the phosphorus-containing source/drain feature. The gate is present over the channel region of the substrate. The gate spacer abuts the gate structure and is present over a portion of the phosphorus-containing source/drain feature.Type: GrantFiled: April 18, 2017Date of Patent: June 1, 2021Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventors: Hung-Ming Chen, Yu-Chang Lin, Chung-Ting Li, Jen-Hsiang Lu, Hou-Ju Li, Chih-Pin Tsao