Patents Examined by Mohammad Choudhry
-
Patent number: 9779946Abstract: Oxide growth of a gate dielectric layer that occurs between processes used in the fabrication of a gate dielectric structure can be reduced. The reduction in oxide growth can be achieved by maintaining the gate dielectric layer in an ambient effective to mitigate oxide growth of the gate dielectric layer between at least two sequential process steps used in the fabrication the gate dielectric structure. Maintaining the gate dielectric layer in an ambient effective to mitigate oxide growth also improves the uniformity of nitrogen implanted in the gate dielectric.Type: GrantFiled: January 12, 2017Date of Patent: October 3, 2017Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Malcolm J. Bevan, Haowen Bu, Hiroaki Niimi, Husam N. Alshareef
-
Patent number: 9773554Abstract: An integrated circuit comprises a memory array including diffusion bit lines having composite impurity profiles in a substrate. A plurality of word lines overlies channel regions in the substrate between the diffusion bit lines, with data storage structures such as floating gate structures or dielectric charge trapping structures, at the cross-points. The composite impurity diffusion bit lines provide source/drain terminals on opposing sides of the channel regions that have high conductivity, good depth and steep doping profiles, even with channel region critical dimensions below 50 nanometers.Type: GrantFiled: April 1, 2014Date of Patent: September 26, 2017Assignee: MACRONIX INTERNATIONAL CO., LTD.Inventors: Chih-Wei Lee, Tien-Fan Ou, Jyun-Siang Huang, Chien-Hung Liu
-
Patent number: 9768314Abstract: To reduce defects in an oxide semiconductor film in a semiconductor device. To improve electrical characteristics of and reliability in the semiconductor device including an oxide semiconductor film. A method for manufacturing a semiconductor device includes the steps of forming a gate electrode and a gate insulating film over a substrate, forming an oxide semiconductor film over the gate insulating film, forming a pair of electrodes over the oxide semiconductor film, forming a first oxide insulating film over the oxide semiconductor film and the pair of electrodes by a plasma CVD method in which a film formation temperature is 280° C. or higher and 400° C. or lower, forming a second oxide insulating film over the first oxide insulating film, and performing heat treatment at a temperature of 150° C. to 400° C. inclusive, preferably 300° C. to 400° C. inclusive, further preferably 320° C. to 370° C. inclusive.Type: GrantFiled: January 14, 2014Date of Patent: September 19, 2017Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Junichi Koezuka, Yukinori Shima, Suzunosuke Hiraishi, Kenichi Okazaki
-
Patent number: 9768080Abstract: A semiconductor manufacturing method includes several operations. One operation is catching an image of a predetermined location on a surface of a pad installed in a chemical mechanical polishing (CMP) apparatus by a surface detector. One operation is transferring the image of the predetermined location to a processor. One operation is calculating a surface roughness value of the predetermined location from the image. One operation is comparing the surface roughness value with a threshold value by the processor to determine if the surface roughness condition at the predetermined location is smaller than the threshold value, and the surface is configured for polishing a to-be-polished surface of a wafer.Type: GrantFiled: December 18, 2013Date of Patent: September 19, 2017Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY LTDInventors: Jia-Jhen Chen, Sheng-Chen Wang, Feng-Inn Wu
-
Patent number: 9754915Abstract: In wire bonding in assembling of a semiconductor device, an Al wire is coupled to a lead section by a wedge which is a bonding tool, thereafter, the wedge is withdrawn from the top of the lead section and a cutter is lowered and the Al wire is cut off in this state. Lowering of the cutter is stopped at a point in time that a stopper which is lowered simultaneously with lowering of the cutter has truck against the lead section and cutting of the Al wire is terminated by stopping of lowering of the cutter.Type: GrantFiled: March 3, 2016Date of Patent: September 5, 2017Assignee: RENESAS ELECTRONICS CORPORATIONInventor: Kazuhiko Okishima
-
Patent number: 9754845Abstract: A method includes performing a chemical-mechanical planarization (CMP) on an article, providing a polishing fluid capable of transferring charges to the article, and detecting a current generated in response to the charges transferred to the article. An apparatus that is capable of performing the method and a system that includes the apparatus are also disclosed.Type: GrantFiled: September 16, 2015Date of Patent: September 5, 2017Assignee: Taiwan Semiconductor Manufacturing Company LimitedInventor: I-Shuo Liu
-
Patent number: 9754852Abstract: A fingerprint sensor package, including a sensing side for sensing fingerprint information and a separate connection side for electrically connecting the fingerprint sensor package to a host device, is disclosed. The fingerprint sensor package can also include a sensor integrated circuit facing the sensing side and substantially surrounded by a fill material. The fill material includes vias at peripheral locations around the sensor integrated circuit. The fingerprint sensor package can further include a redistribution layer on the sensing side which redistributes connections of the sensor integrated circuit to the vias. The connections can further be directed through the vias to a ball grid array on the connection side. Some aspects also include electrostatic discharge traces positioned at least partially around a perimeter of the connection side. Methods of manufacturing are also disclosed.Type: GrantFiled: August 1, 2016Date of Patent: September 5, 2017Assignee: Amkor Technology, Inc.Inventors: Ronald Patrick Huemoeller, David Bolognia, Robert Francis Darveaux, Brett Arnold Dunlap
-
Patent number: 9754826Abstract: A semiconductor device includes a metal pattern filling a trench formed through at least a portion of an insulating interlayer on a substrate and including copper, and a wetting improvement layer pattern in the metal pattern including at least one of tantalum, tantalum nitride, titanium, titanium nitride, ruthenium, cobalt and manganese.Type: GrantFiled: May 16, 2016Date of Patent: September 5, 2017Assignee: Samsung Electronics Co., Ltd.Inventors: Jong-Won Hong, Hei-Seung Kim, Kyoung-Hee Nam, In-Sun Park, Jong-Myeong Lee
-
Patent number: 9735040Abstract: A method of dividing a single-crystal substrate along a plurality of preset division lines, includes a shield tunnel forming step of applying a pulsed laser beam having such a wavelength that permeates through the substrate along the division lines to form shield tunnels, each including a fine hole and an amorphous region shielding the fine hole, a protective member adhering step of adhering a protective member to the substrate before or after the shield tunnel forming step, and a grinding step of holding the protective member on the substrate, to which the shield tunnel forming step and the protective member adhering step are performed, on a chuck table of a grinding apparatus, grinding a reverse surface of the substrate to bring the substrate to a predetermined thickness, and dividing the substrate along the division lines along which the shield tunnels have been formed.Type: GrantFiled: March 11, 2016Date of Patent: August 15, 2017Assignee: Disco CorporationInventors: Hiroshi Morikazu, Noboru Takeda, Takumi Shotokuji
-
Patent number: 9735231Abstract: A method includes method includes forming a dummy gate stack over a semiconductor substrate, wherein the semiconductor substrate is comprised in a wafer, removing the dummy gate stack to form a recess, forming a gate dielectric layer in the recess, and forming a metal layer in the recess and over the gate dielectric layer. The metal layer has an n-work function. A block layer is deposited over the metal layer using Atomic Layer Deposition (ALD). The remaining portion of the recess is filled with metallic materials, wherein the metallic materials are overlying the metal layer.Type: GrantFiled: March 31, 2014Date of Patent: August 15, 2017Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Jung-Chih Tsao, Chi-Cheng Hung, Yu-Sheng Wang, Wen-Hsi Lee, Kei-Wei Chen, Ying-Lang Wang
-
Patent number: 9728518Abstract: Various semiconductor workpiece polymer layers and methods of fabricating the same are disclosed. In one aspect, a method of manufacturing is provided that includes applying a polymer layer to a passivation structure of a semiconductor workpiece where the semiconductor workpiece has first and second semiconductor chips separated by a dicing street. A first opening is patterned in the polymer layer with opposing edges pulled back from the dicing street. A mask is applied over the first opening. A first portion of the passivation structure is etched while using the polymer layer as an etch mask.Type: GrantFiled: April 1, 2014Date of Patent: August 8, 2017Assignee: ATI Technologies ULCInventor: Roden R. Topacio
-
Patent number: 9728534Abstract: A method of forming a fin-based field-effect transistor device includes forming one or more first fins comprising silicon on a substrate, forming epitaxial layers on sides of the one or more first fins, and removing the one or more first fins to form a plurality of second fins.Type: GrantFiled: October 7, 2015Date of Patent: August 8, 2017Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Hong He, Chiahsun Tseng, Chun-Chen Yeh, Yunpeng Yin
-
Patent number: 9718215Abstract: Controllable cleavage of a work piece is achieved through the use of capacitive clamps and application of a large tensile force. Capacitive clamps are used to secure the ends of a work piece with strong electrostatic forces. The capacitive clamps secure the ends of the work piece by creating electrostatic forces like those experienced by the plates in a parallel plate capacitor. After introduction of a crack along a side surface of the work piece, the application of a tensile force along the central axis of the work piece causes the crack to rapidly propagate and cleave the work piece into two or more pieces.Type: GrantFiled: April 15, 2015Date of Patent: August 1, 2017Assignee: Halo Industries, Inc.Inventors: Andrew Bollman, Andrei Iancu, Philip Van Stockum
-
Patent number: 9711646Abstract: A semiconductor structure and a manufacturing method for the same are disclosed. The semiconductor structure includes a first gate structure, a second gate structure and a second dielectric spacer. Each of the first gate structure and the second gate structure adjacent to each other includes a first dielectric spacer. The second dielectric spacer is on one of opposing sidewalls of the first gate structure and without being disposed on the dielectric spacer of the second gate structure.Type: GrantFiled: March 31, 2014Date of Patent: July 18, 2017Assignee: UNITED MICROELECTRONICS CORP.Inventors: Yu-Ping Wang, Jyh-Shyang Jenq, Yu-Hsiang Lin, Hsuan-Hsu Chen, Chien-Hao Chen, Yi-Han Ye
-
Patent number: 9704973Abstract: One method includes forming a plurality of first trenches in a semiconductor substrate to thereby define a plurality of initial fins in the substrate, removing at least one, but less than all, of the plurality of initial fins, forming a fin protection layer on at least the sidewalls of the remaining initial fins, with the fin protection layer in position, performing an etching process to extend a depth of the first trenches to thereby define a plurality of final trenches with a final trench depth, wherein the final trenches define a plurality of final fin structures that each comprise an initial fin, removing the fin protection layer, and forming a recessed layer of insulating material in the final trenches, wherein the recessed layer of insulating material has a recessed surface that exposes a portion of the final fin structures.Type: GrantFiled: April 1, 2014Date of Patent: July 11, 2017Assignee: GLOBALFOUNDRIES Inc.Inventors: Ruilong Xie, Andy C. Wei
-
Patent number: 9698121Abstract: A method of packaging a semiconductor device, comprising: attaching a plurality of dies to a carrier wafer, wherein each of the dies includes a top surface; forming a molding compound layer over the dies, wherein the top surface of the dies are covered by the molding compound layer; removing a first portion of the molding compound layer; removing a second portion of the molding compound layer such that the top surface of the dies is not covered by the molding compound layer; forming a redistribution layer (RDL) over the top surface of the dies; forming a plurality of solder balls over at least a portion of the RDL; and singulating the dies.Type: GrantFiled: January 27, 2014Date of Patent: July 4, 2017Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Yi-Chao Mao, Jing-Cheng Lin
-
Patent number: 9698240Abstract: A semiconductor device and methods of formation are provided. The semiconductor device includes a gate over a channel portion of a fin. The fin includes a first active area of the fin having a first active area top surface coplanar with a first shallow trench isolation (STI) top surface of a first STI portion of STI, and a second active area of the fin having a second active area top surface coplanar with a second STI top surface of a second STI portion of the STI. The method herein negates a need to recess at least one of the fin, the first STI portion or the second STI portion during device formation. Negating a need to recess at least one of the fin, the first STI portion or the second STI portion enhances the semiconductor device formation and is more efficient than a semiconductor device formation that requires the recessing of at least one of a fin, a first STI portion or a second STI portion.Type: GrantFiled: March 31, 2014Date of Patent: July 4, 2017Assignee: Taiwan Semiconductor Manufacturing Company LimitedInventors: Blandine Duriez, Mark van Dal
-
Patent number: 9685501Abstract: Embodiments in accordance with the present invention include a method of fabricating a finFET device comprising forming a dielectric layer over the top surface of a semiconductor substrate. A first semiconductor layer is deposited over the dielectric layer. A second semiconductor layer is then deposited over the first semiconductor layer, such that the first semiconductor layer can be preferentially etched with respect to the second semiconductor layer. At least a fin is formed in the second semiconductor layer. A portion of the first semiconductor layer is removed from beneath a portion of the fin such that the bottom surface of the fin is exposed. A gate oxide layer is deposited over the fin such that the gate oxide layer surrounds a portion of the fin, and a gate structure is deposited over at least a portion of the gate oxide layer such that the gate structure surrounds the fin.Type: GrantFiled: April 2, 2014Date of Patent: June 20, 2017Assignee: International Business Machines CorporationInventor: Effendi Leobandung
-
Patent number: 9685478Abstract: An electrode of an electronic component element (1) is bonded to an electrode (5) of a substrate (4) via a bump (2) by: after applying, to the bump (2), only a first pressure which is not less than a yield stress of a bulk material of which the bump (2) is made, reducing or stopping the application of the first pressure; and while applying a given ultrasonic vibration to the bump (2), gradually applying a pressure to the bump (2) until the pressure reaches a second pressure which is not less than the yield stress of the bulk material of which the bump (2) is made.Type: GrantFiled: October 2, 2013Date of Patent: June 20, 2017Assignee: SHARP KABUSHIKI KAISHAInventor: Naoki Sakota
-
Patent number: 9685521Abstract: The present disclosure provides a method of forming a gate structure of a semiconductor device with reduced gate-contact parasitic capacitance. In a replacement gate scheme, a high-k gate dielectric layer is deposited on a bottom surface and sidewalls of a gate cavity. A metal cap layer and a sacrificial cap layer are deposited sequentially over the high-k gate dielectric layer to form a material stack. After ion implantation in vertical portions of the sacrificial cap layer, at least part of the vertical portions of the material stack is removed. The subsequent removal of a remaining portion of the sacrificial cap layer provides a gate component structure. The vertical portions of the gate component structure do not extend to a top of the gate cavity, thereby significantly reducing gate-contact parasitic capacitance.Type: GrantFiled: December 30, 2015Date of Patent: June 20, 2017Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Effendi Leobandung, Vijay Narayanan