Patents Examined by Peniel M Gumedzoe
-
Patent number: 11769730Abstract: A semiconductor device has a substrate and a first conductive layer formed over the substrate. A second conductive layer is formed over the first conductive layer. The first conductive layer can be copper, and the second conductive layer can be nickel. A thickness of the second conductive layer is greater than a thickness of the first conductive layer. A flux material is deposited over the second conductive layer by a printing process. An electrical component is disposed over the flux material, and the flux material is reflowed to make electrical connection between the electrical component and second conductive layer. The flux material substantially vaporizes during the reflow to reduce the occurrence of short circuits. The electrical components can be placed over the substrate with narrow spacing and higher density given the use of the flux material to make electrical connection. An encapsulant is deposited over the electrical component.Type: GrantFiled: September 25, 2020Date of Patent: September 26, 2023Assignee: STATS ChipPAC Pte. Ltd.Inventors: WoonJae Beak, MinSu Kim, HeeSoo Lee
-
Patent number: 11769708Abstract: The present disclosure provides a packaging-level chip and a chip module packaged with a magnetic cover, and an electronic product. The packaging-level chip packaged with a magnetic cover comprises a die, a packaging material, a substrate and a magnetic cover. The packaging material is packaged on the outside of the die which is arranged on the substrate, and the magnetic cover is packaged on the top of the packaging material and is magnetic.Type: GrantFiled: May 26, 2021Date of Patent: September 26, 2023Assignee: INNOGRIT TECHNOLOGIES CO., LTD.Inventors: Yanwen Bai, Shiann-Ming Liou
-
Patent number: 11764130Abstract: There is provided a semiconductor device that includes a wiring layer having a main surface and a rear surface which face opposite sides in a thickness direction, a first insulating layer covering an entirety of the rear surface, a second insulating layer which is in contact with the main surface, a semiconductor element which faces the second insulating layer and is mounted on the wiring layer, and a sealing resin which is in contact with the second insulating layer and covers the semiconductor element, wherein surface roughness of the main surface is larger than surface roughness of the rear surface.Type: GrantFiled: February 18, 2022Date of Patent: September 19, 2023Assignee: ROHM CO., LTD.Inventors: Satoshi Kageyama, Yoshihisa Takada
-
Patent number: 11756928Abstract: Multi-chip wafer level packages and methods of forming the same are provided. A multi-chip wafer level package includes a first tier and a second tier. The first tier includes a first redistribution layer structure and at least one chip over the first redistribution layer structure. The second tier includes a second redistribution layer structure and at least two other chips over the second redistribution layer structure. The first tier is bonded to the second tier with the at least one chip being in physical contact with the second redistribution layer structure. The total number of connectors of the at least two other chips is greater than the total number of connectors of the at least one chip.Type: GrantFiled: April 22, 2022Date of Patent: September 12, 2023Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Shuo-Mao Chen, Feng-Cheng Hsu, Han-Hsiang Huang, Hsien-Wen Liu, Shin-Puu Jeng, Hsiao-Wen Lee
-
Patent number: 11756874Abstract: An electronic device includes a carrier substrate with an electronic IC chip mounted on top of the carrier substrate. An encapsulation block on top of the front face of the carrier substrate embeds the IC chip. The encapsulation block has a through-void for positioning and confinement that extends through the encapsulation block to the top of the carrier substrate. At least one electronic component is positioned within the through-void and mounted to the top of the carrier substrate. Solder bumps or pads are located within the through-void to electrically connect the at least one electronic component to the carrier substrate.Type: GrantFiled: September 15, 2022Date of Patent: September 12, 2023Assignees: STMicroelectronics (Grenoble 2) SAS, STMicroelectronics (Alps) SASInventors: David Auchere, Claire Laporte, Deborah Cogoni, Laurent Schwartz
-
Patent number: 11756852Abstract: A semiconductor device including a substrate, a semiconductor package, a plurality of pillars and a lid is provided. The semiconductor package is disposed on the substrate and includes at least one semiconductor die. The plurality of pillars are disposed on the semiconductor package. The lid is disposed on the substrate and covers the semiconductor package and the plurality of pillars. The lid includes an inflow channel and an outflow channel to allow a coolant to flow into and out of a space between the substrate, the semiconductor package, the plurality of pillars and the lid. An inner surface of the lid, which faces and overlaps the plurality of pillars along a stacking direction of the semiconductor package and the lid, is a flat surface.Type: GrantFiled: April 14, 2022Date of Patent: September 12, 2023Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Chen-Hua Yu, Chun-Hui Yu, Jeng-Nan Hung, Kuo-Chung Yee, Po-Fan Lin
-
Patent number: 11749583Abstract: An electronic package is provided, which includes a plurality of electronic components encapsulated by an encapsulation layer. A spacer is defined in the encapsulation layer and located between at least two adjacent electronic components of the plurality of electronic components, and a recess is formed in the spacer and used as a thermal insulation area. With the design of the thermal insulation area, the plurality of electronic components can be effectively thermally insulated from one another to prevent heat generated by one electronic component of high power from being conducted to another electronic component of low power that would thermally affect the operation of the low-power electronic component. A method for manufacturing the electronic package is also provided.Type: GrantFiled: July 19, 2021Date of Patent: September 5, 2023Assignee: SILICONWARE PRECISION INDUSTRIES CO., LTD.Inventors: Chih-Hsien Chiu, Siang-Yu Lin, Wen-Jung Tsai, Chia-Yang Chen, Chien-Cheng Lin
-
Patent number: 11742256Abstract: A semiconductor device incudes: a semiconductor chip that includes an active area and an outer peripheral area surrounding the active area; a metal member that includes one face including a mounting portion on which the semiconductor chip is mounted and a peripheral member surrounding the mounting portion; a joining member that connects the semiconductor chip and the metal member; and a sealing resin body. The metal member includes, as the peripheral portion, an adhesive portion that surrounds the mounting portion and adheres to the sealing resin body, and a non-adhesive portion that is placed between the mounting portion and the adhesive portion. An entire width is placed in an area overlapping the semiconductor chip in a projection view in a thickness direction of the semiconductor chip.Type: GrantFiled: March 26, 2021Date of Patent: August 29, 2023Assignee: DENSO CORPORATIONInventors: Masanori Ooshima, Tomomi Okumura, Takahiro Hirano
-
Patent number: 11742302Abstract: A method of packaging a radio frequency (RF) transistor device includes attaching one or more electronic devices to a carrier substrate, applying an encapsulant over at least one of the one or more electronic devices, and providing a protective structure on the carrier substrate over the one or more electronic devices. A packaged RF transistor device includes a carrier substrate, one or more electronic devices attached to the carrier substrate, an encapsulant material over at least one of the one or more electronic devices and extending onto the carrier substrate, and a protective structure on the carrier substrate over the one or more electronic devices and the encapsulant material.Type: GrantFiled: October 23, 2020Date of Patent: August 29, 2023Assignee: Wolfspeed, Inc.Inventors: Arthur Pun, Basim Noori
-
Patent number: 11742280Abstract: Semiconductor devices and methods are provided. A method according to the present disclosure includes receiving a substrate that includes a first semiconductor layer, a second semiconductor layer, and a third semiconductor layer; forming a plurality of fins over the third semiconductor layer; forming a trench between two of the plurality of fins; depositing a dummy material in the trench; forming a gate structure over channel regions of the plurality of the fins; forming source/drain features over source/drain regions of the plurality of the fins; bonding the substrate on a carrier wafer; removing the first and second semiconductor layers to expose the dummy material; removing the dummy material in the trench; depositing a conductive material in the trench; and bonding the substrate to a silicon substrate such that the conductive material is in contact with the silicon substrate. The trench extends through the third semiconductor layer and has a bottom surface on the second semiconductor layer.Type: GrantFiled: July 8, 2022Date of Patent: August 29, 2023Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventors: Chih-Chao Chou, Kuo-Cheng Chiang, Shi Ning Ju, Wen-Ting Lan, Chih-Hao Wang
-
Patent number: 11737311Abstract: An organic light-emitting display apparatus includes a display substrate and a thin film encapsulation layer on the display substrate. The display substrate includes at least one hole, a thin film transistor, a light-emitting portion electrically connected to the thin film transistor, and a plurality of insulating layers. The light-emitting portion includes a first electrode, an intermediate layer, and a second electrode. The display substrate includes an active area, an inactive area between the active area and the hole, and a plurality of insulating dams. Each insulating dam includes at least one layer. The inactive area includes a first area different from a laser-etched area and a second laser-etched area.Type: GrantFiled: February 15, 2022Date of Patent: August 22, 2023Assignee: Samsung Display Co., Ltd.Inventors: Sunkwang Kim, Kinyeng Kang, Suyeon Sim, Jonghyun Choi
-
Patent number: 11728298Abstract: A semiconductor device includes a predetermined number of leads, a semiconductor element electrically connected to the leads and supported by one of the leads, and a sealing resin that covers the semiconductor element and a part of each lead. Each lead includes some portions exposed from the sealing resin. A surface plating layer is formed on at least one of the exposed portions of the respective leads.Type: GrantFiled: August 27, 2021Date of Patent: August 15, 2023Assignee: ROHM CO., LTD.Inventor: Koshun Saito
-
Patent number: 11730036Abstract: A pixel arrangement structure, an organic light emitting diode display panel, a display device, and a mask plate assembly are disclosed. The pixel arrangement structure includes a plurality of first sub-pixels, a plurality of second sub-pixels, a plurality of third sub-pixels. The positions of the sub-pixels do not overlap each other. One of the first sub-pixels is located at the center position of a first virtual rectangle. Four of the first sub-pixels are located at four vertex angle positions of the first virtual rectangle, respectively. Four of the second sub-pixels are located at the center positions of four sides of the first virtual rectangle, respectively. The first virtual rectangle is divided into four second virtual rectangles. The inside of each of the four second virtual rectangles comprises one third sub-pixel of the third sub-pixels.Type: GrantFiled: January 4, 2022Date of Patent: August 15, 2023Assignees: Chengdu BOE Optoelectronics Technology Co., Ltd., BOE TECHNOLOGY GROUP CO., LTD.Inventors: Weinan Dai, Yang Wang, Yangpeng Wang, Benlian Wang, Haijun Yin, Haijun Qiu, Yao Hu
-
Patent number: 11728229Abstract: A semiconductor structure that includes two circuit regions; two inner seal rings, each of the two inner seal rings surrounding one of the two circuit regions; an outer seal ring surrounding the two inner seal rings, wherein each of the inner seal rings and the outer seal ring has a substantially rectangular periphery with four interior corner seal ring structures; four first redundant regions between the two inner seal rings and the outer seal ring, each of the four first redundant regions being a substantially trapezoidal shape; and first dummy patterns substantially uniformly distributed in the four first redundant regions.Type: GrantFiled: June 2, 2021Date of Patent: August 15, 2023Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Shan-Yu Huang, Hsiao-Wen Chung, Yi-Lun Chen, Huang-Sheng Lin
-
Patent number: 11721607Abstract: An integrated circuit assembly may be formed comprising an electronic substrate, at least one integrated circuit device electrically attached to the electronic substrate, a heat dissipation device, a thermal interface material between the at least one integrated circuit device and the heat dissipation device, and a metal foam surrounding the at least one integrated circuit device and contacting the thermal interface material. The integrated circuit assembly may further include a stiffener attached to the electronic substrate and surrounding the at least one integrated circuit device, wherein the metal foam is disposed between the stiffener, the at least one integrated circuit device, the electronic substrate, and the heat dissipation device.Type: GrantFiled: January 23, 2020Date of Patent: August 8, 2023Assignee: Intel CorporationInventors: Aastha Uppal, Je-Young Chang
-
Patent number: 11721559Abstract: A semiconductor device and method for forming the semiconductor device is provided. The semiconductor device includes an integrated circuit having through vias adjacent to the integrated circuit die, wherein a molding compound is interposed between the integrated circuit die and the through vias. The through vias have a projection extending through a patterned layer, and the through vias may be offset from a surface of the patterned layer. The recess may be formed by selectively removing a seed layer used to form the through vias.Type: GrantFiled: May 23, 2022Date of Patent: August 8, 2023Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Chen-Hua Yu, Hsien-Wei Chen, Chi-Hsi Wu, Der-Chyang Yeh, An-Jhih Su, Wei-Yu Chen
-
Patent number: 11705421Abstract: Semiconductor devices including continuous-core connectors and associated systems and methods are disclosed herein. The continuous-core connectors each include a peripheral wall that surrounds an inner-core configured to provide an electrical path using uniform material.Type: GrantFiled: April 15, 2021Date of Patent: July 18, 2023Assignee: Micron Technology, Inc.Inventors: Po Chih Yang, Po Chen Kuo, Chih Hong Wang
-
Patent number: 11705381Abstract: A method of forming a semiconductor structure includes: attaching a semiconductor device to a first surface of a substrate; placing a thermal interface material (TIM) film over a first side of the semiconductor device distal from the substrate, where the TIM film is pre-formed before the placing, where after the placing, a peripheral portion of the TIM film extends laterally beyond sidewalls of the semiconductor device; and attaching a lid to the first surface of the substrate to form an enclosed space between the lid and the substrate, where after attaching the lid, the semiconductor device and the TIM film are disposed in the enclosed space, where a first side of the TIM film distal from the substrate contacts the lid.Type: GrantFiled: July 14, 2021Date of Patent: July 18, 2023Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventors: Chih-Hao Chen, Hung-Yu Chen, Pu Wang, Li-Hui Cheng, Szu-Wei Lu
-
Patent number: 11694941Abstract: A semiconductor die package and a method of forming the same are provided. The semiconductor die package includes a package substrate, an interposer substrate over the package substrate, semiconductor dies over the interposer substrate, and an underfill element over the interposer substrate and between the semiconductor dies and interposer substrate. The semiconductor die package also includes a ring structure and one or more lid structures separated from the ring structure. The ring structure is coupled to the package substrate to control warpage. The lid structures are coupled to the top surfaces of the semiconductor dies to control warpage and help heat dissipation. In addition, the lid structures define a gap to allow a portion of the underfill element between the adjacent semiconductor dies to be exposed, so that stress concentration on that portion can be avoided or reduced. Accordingly, the reliability of the semiconductor die package is improved.Type: GrantFiled: May 12, 2021Date of Patent: July 4, 2023Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Shu-Shen Yeh, Che-Chia Yang, Chia-Kuei Hsu, Ming-Chih Yew, Po-Yao Lin, Shin-Puu Jeng
-
Patent number: 11694953Abstract: A circuit board includes a board, first connection pads disposed on the board and arranged in a first direction, second connection pads disposed on the board and arranged in the first direction, a driving chip disposed on the board and between the first connection pads and the second connection pads, and a first adhesive layer disposed on the board and overlapping with an entirety of the first connection pads in a plan view. The second connection pads are spaced apart from the first connection pads in a second direction perpendicular to the first direction.Type: GrantFiled: March 8, 2022Date of Patent: July 4, 2023Assignee: SAMSUNG DISPLAY CO., LTD.Inventor: Joo-Nyung Jang