Patents Examined by Phuong Phu
-
Patent number: 11664878Abstract: Systems and methods are described for performing interference-resistant calibration and compensation of radio-frequency (RF) and analog front-end electronics of antenna-array based receivers during active operation. Examples of systems and methods are described herein that may provide interference-resistant calibration maintenance and ongoing compensation for changing gain and phase in receiver front-end electronic components, due to manufacturing tolerances and operational and environmental factors such as variations in temperature, humidity, supply voltage, component aging, connector oxidation, mechanical stresses and vibration, and/or maintenance operations such as sparing and swapping of cables, front-end electronics modules, and/or associated circuitry.Type: GrantFiled: February 8, 2021Date of Patent: May 30, 2023Assignee: Tarana Wireless, Inc.Inventors: Stephen P. Bruzzone, Eric Pierre Rebeiz
-
Patent number: 11658795Abstract: A clock and data recovery circuit includes a phase detector that outputs phase characteristic data based on a digital data signal and an adjustment circuit that adjusts phase characteristic data. The clock and data recovery circuit sets an adjustment value in an adjustment circuit by calculating an adjustment value of phase characteristic data using a monitor circuit while changing a phase of a reference clock signal to be adjusted in a phase interpolation circuit based on offset data output from an offset output circuit in a training period before communication starts.Type: GrantFiled: January 6, 2022Date of Patent: May 23, 2023Assignee: MEGACHIPS CORPORATIONInventor: Yongwi Kim
-
Patent number: 11658687Abstract: Examples described herein include systems and methods which include wireless devices and systems with examples of mixing input data with coefficient data. For example, a computing system with processing units may mix the input data for a transmission in a radio frequency (RF) wireless domain with the coefficient data to generate output data that is representative of the transmission being processed according to the wireless protocol in the RF wireless domain. A computing device may be trained to generate coefficient data based on the operations of a wireless transceiver such that mixing input data using the coefficient data generates an approximation of the output data, as if it were processed by the wireless transceiver. Examples of systems and methods described herein may facilitate the processing of data for 5G wireless communications in a power-efficient and time-efficient manner.Type: GrantFiled: August 5, 2021Date of Patent: May 23, 2023Assignee: Micron Technology, Inc.Inventors: Jeremy Chritz, Tamara Schmitz, Fa-Long Luo, Jaime Cummins
-
Patent number: 11658631Abstract: A phase optimizer optimizes, for each listening position in a listening environment, a phase shift for each frequency in a range of predetermined frequencies. The phase optimizer determines a resultant phase value for each possible phase shift value and stores the resultant phase values for each possible phase shift value in an array. The phase optimizer calculates mean and standard deviation for the resultant phases stored in the array. The mean and standard deviations stored in the array are compared and phase shift values that result in the resultant phase values having the smallest mean and standard deviations are selected and are stored in memory. The phase optimizer optimizes each frequency, within a predetermined range of frequencies, for all possible phase shift values within a predetermined range of phase shift values and generates a phase shift target curve generated to be output by the phase optimizer.Type: GrantFiled: January 5, 2022Date of Patent: May 23, 2023Assignee: Harman International Industries, IncorporatedInventor: Joel Chu Ming Lim
-
Patent number: 11652678Abstract: Methods, systems, and devices for wireless communications are described that may enable a user equipment (UE) or base station (e.g., a next-generation NodeB (gNB)) to identify that a waveform to be generated for a scheduled transmission is formed by one or more reference signal symbols and one or more data symbols. The waveform may be contained between a beginning boundary and an ending boundary with a duration equal to a total length of the one or more reference signal symbols and the one or more data symbols. The UE, base station, or both may generate the waveform by inserting a guard internal in the one or more reference signal symbols and the one or more data symbols to enable a receiver to perform a fast Fourier transform (FFT) for each of the one or more reference signal symbols and the one or more data symbols.Type: GrantFiled: June 29, 2021Date of Patent: May 16, 2023Assignee: QUALCOMM IncorporatedInventors: Jing Sun, Xiaoxia Zhang, Tao Luo, Mostafa Khoshnevisan
-
Patent number: 11646780Abstract: A transmission method for transmitting a first modulated signal and a second modulated signal in the same frequency at the same time. Each signal has been modulated according to a different modulation scheme. The transmission method applies precoding on both signals using a fixed precoding matrix, applies different power change to each signal, and regularly changes the phase of at least one of the signals, thereby improving received data signal quality for a reception device.Type: GrantFiled: December 20, 2021Date of Patent: May 9, 2023Assignee: SUN PATENT TRUSTInventors: Yutaka Murakami, Tomohiro Kimura, Mikihiro Ouchi
-
Patent number: 11646863Abstract: A receiving link device includes a receiver (RX) to receive a data signal from a transmitting link device, the receiver including an equalizer to detect RX tap values and a processing device coupled to the receiver, the processing device to perform operations including: programming the receiver with information related to target RX tap values that are associated RX pre-cursors or RX post-cursors; detecting, using the equalizer, that an RX pre-cursor value is greater or less than a target RX tap value; generating, based on the detecting, a tap message including an up or a down command to decrease or increase a corresponding transmitter (TX) pre-cursor value of the transmitting link device; and causing the tap message to be provided to a local transmitter to be transmitted to a remote receiver of the transmitting link device, which causes the transmitting link device to adjust the corresponding TX pre-cursor value.Type: GrantFiled: October 12, 2021Date of Patent: May 9, 2023Assignee: NVIDIA CorporationInventors: Vishnu Balan, Mohammad Mobin, Akshay Shyam Pavagada Raghavendra, Pervez Mirza Aziz
-
Patent number: 11641268Abstract: Systems and methods for asynchronous communication are disclosed. For example, a method for asynchronous communication includes encoding, by a transmitter circuit and according to a first clock signal, a bit sequence by converting a one-bit in the bit sequence into a first sequence and a zero-bit in the bit sequence into a second sequence. A length of the first sequence and a length of the second sequence differ by at least three bits. The method also includes communicating, by the transmitter circuit, the first sequence and the second sequence to a receiver circuit that decodes the first sequence and the second sequence according to a second clock signal that is independent of the first clock signal.Type: GrantFiled: January 6, 2022Date of Patent: May 2, 2023Assignee: Synopsys, Inc.Inventor: Pramod Bettagere Krishnamurthy
-
Patent number: 11632227Abstract: A signal interpolation method is described. The method includes: receiving an analog input signal; digitizing the analog input signal received, thereby obtaining a digitized input signal having samples; determining a crossing of the digitized input signal with respect to a threshold that was set; and interpolating a signal between at least two successive samples, wherein the signal interpolated has two signal portions each having a linear slope, and wherein one of the signal portions crosses the threshold. A measurement instrument is also described.Type: GrantFiled: December 6, 2021Date of Patent: April 18, 2023Assignee: Rohde & Schwarz GmbH & Co. KGInventor: Bendix Koopmann
-
Patent number: 11632229Abstract: A signal transceiver circuit, a method of operating a signal transmitting circuit, and a method of setting a delay circuit are provided. The signal transceiver circuit is used to send an output signal and receive an input signal, and includes: a delay circuit for delaying a first clock to generate a second clock; a first digital-to-analog converter (DAC) for converting a first digital signal into the output signal according to the first clock; a second DAC for converting the first digital signal into an echo cancellation signal according to the second clock; an analog front-end circuit for receiving the input signal and the echo cancellation signal and generating an analog signal; and an analog-to-digital converter (ADC) for converting the analog signal into a second digital signal.Type: GrantFiled: September 9, 2021Date of Patent: April 18, 2023Assignee: REALTEK SEMICONDUCTOR CORPORATIONInventors: Hsuan-Ting Ho, Liang-Wei Huang, Yang-Bang Li, Chia-Lin Chang
-
Patent number: 11626969Abstract: Clock recovery from a serial data signal involves using a serializer/deserializer (SERDES) to produce a clock signal which periodically alternates between high and low output clock values. These high and low clock values are generated by outputting for each clock period a series of N digital bits including a plurality of low-level bits to form each low output clock value and a plurality of high-level bits to form each high output clock value. A sync pulse obtained from a sync word present in each frame of the serial data signal is used to periodically determine a frequency error of the clock signal. The frequency error is used as a basis to change a phase of the adjusted clock signal responsive to the frequency error.Type: GrantFiled: November 4, 2021Date of Patent: April 11, 2023Assignee: L3HARRIS TECHNOLOGIES, INC.Inventors: L. Carl Christensen, Reed P. Tidwell
-
Patent number: 11621715Abstract: Systems, circuitry and methods measure data transition metrics of incoming data, average the measurements of each metric at a set time interval for multiple intervals to generate multiple averaged values, and select a maximum of the multiple averaged values for each metric. The maximum values of each measurement cycle are compared with corresponding multiple thresholds defining respective ranges, and the outputs are used by a state machine to determine an equalization level and the rate of the incoming data. When the thresholds are not met, the state machine adjusts the equalization level, and when a sub-rate is detected using a third threshold for one of the metrics, the clock rate is also adjusted. Locking of a clock and data recovery (CDR) circuit is attempted when the maximum values for each metric are within their respective ranges.Type: GrantFiled: January 11, 2022Date of Patent: April 4, 2023Assignee: Texas Instruments IncorporatedInventors: Robin Gupta, Abishek Manian
-
Patent number: 11611426Abstract: A multi-lane transmitting apparatus includes lanes, and each lane includes a serializer circuit to convert parallel bits to serial bits. A clock signal generator generates a first clock signal having phases. A deserializer circuit converts serial bits to parallel bits. A Built-In Self-Test (BIST) circuit includes a signal generator circuit for generating a signal having bits in a defined pattern. A comparator circuit compares a pattern of bits of an output signal with the defined pattern. A BIST lane circuit monitors a status of the lanes. A BIST central circuit receives the status and determines if a number of lanes having an unmatched status is less than a threshold value. A phase extrapolator circuit adjusts a phase of the first clock signal when the number of the lanes is less than the threshold value.Type: GrantFiled: September 9, 2021Date of Patent: March 21, 2023Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Nageswara Rao Kunchapu, Tamal Das, Akshay Karkal Kamath, Mohit Arora
-
Patent number: 11606168Abstract: An apparatus and method for transmitting broadcast signal to which channel bonding is applied are disclosed. The apparatus according to the present invention includes an input formatting unit configured to generate baseband packets corresponding to a plurality of packet types using data corresponding to a physical layer pipe; a stream partitioner configured to partition the baseband packets into a plurality of partitioned streams corresponding to the plurality of packet types; BICM units configured to perform error correction encoding, interleaving and modulation corresponding to the plurality of partitioned streams, respectively; and waveform generators configured to generate RF transmission signals corresponding to the plurality of partitioned streams, respectively.Type: GrantFiled: August 9, 2021Date of Patent: March 14, 2023Assignee: ELECTRONICS AND TELECOMMUNICATIONS RESEARCH INSTITUTEInventors: Sung-Ik Park, Jae-Young Lee, Sun-Hyoung Kwon, Nam-Ho Hur, Heung-Mook Kim
-
Patent number: 11604961Abstract: A neural network models fragmenting method, system, and computer program product include recursively factoring out common prefixes of models, constructing a hierarchy of decomposed model fragments based on the factoring, and grouping the constructed hierarchy for deployment.Type: GrantFiled: April 30, 2019Date of Patent: March 14, 2023Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Vinod Muthusamy, Parijat Dube, Kaoutar El Maghraoui, Falk Pollok
-
Patent number: 11588614Abstract: A method of frequency search and error correction of clock and data recovery circuit, comprising: initializing a frequency search algorithm parameter; processing a frequency error parameter UP/DN signals according to the set algorithm parameter and starting the frequency search, in which, the algorithm accordingly counts the UP/DN signals. When a phase error signal transition occurs, a transition parameter JUMP is accumulated by 1, and an accumulation parameter SUM is obtained and is further judged that whether a frequency search result is to be output. Number of repeating times of verification and threshold parameters are set, accordingly a reset DCRL value is obtained to verifies a frequency locking result and outputs the result.Type: GrantFiled: September 15, 2022Date of Patent: February 21, 2023Assignee: EVERPRO TECHNOLOGIES COMP ANY LIMITEDInventors: Jinfeng Tian, Yan Li
-
Patent number: 11579277Abstract: A position detection system includes: a first device that is separate from a moving object, and is provided such that a position of the first device can be specified; and a second device that is mounted on the moving object. One of the first and second devices includes a first signal transmission unit that transmits a first first-signal, the other of the first and second devices includes a first signal reception unit that receives the first first-signal, one of the first and second devices includes a second signal transmission unit that transmits a first second-signal, and the other of the first and second devices includes a second signal reception unit that receives the first second-signal.Type: GrantFiled: January 15, 2019Date of Patent: February 14, 2023Assignee: AISIN CORPORATIONInventors: Ippei Sugae, Hisashi Inaba
-
Patent number: 11575405Abstract: The disclosure provides a method for correcting a 1 pulse per second (1PPS) signal and a timing receiver. In the embodiments of the disclosure, the proposed method allows the timing receiver to provide a corrected 1PPS signal with better quality to back-end slave devices, thereby ensuring that the synchronization effect of the slave devices is not overly affected by jitter in a single 1PPS signal.Type: GrantFiled: November 19, 2021Date of Patent: February 7, 2023Assignee: Ufi Space co., Ltd.Inventors: Yu-Min Wang, Yu Chih Wang
-
Patent number: 11575494Abstract: A system includes a first device and a second device coupled to a link having one or more paths associated with transmitting a clock signal. The first device is to transmit a set of bits associated with a pattern via the one more paths. The set of bits are transmitted using a first clock signal having a first frequency less than a second frequency associated with data transmission operations. The second device is to receive the set of bits associated with the pattern, determine a number of pulses associated with the set of bits over a first period, and determine the number of pulses, associated with the set of bits, satisfies a predetermined condition relating to the number of pulses for the first period. The second device is to initiate a training of the link in response to determining the number of pulses satisfies the predetermined condition.Type: GrantFiled: December 20, 2021Date of Patent: February 7, 2023Assignee: Nvidia CorporationInventors: Seema Kumar, Ish Chadha
-
Patent number: 11575496Abstract: A retiming circuit module, a signal transmission system and a signal transmission method are disclosed. The retiming circuit module includes a path control circuit and a multipath signal transmission circuit. The multipath signal transmission circuit includes a plurality of parallel signal transmission paths. The path control circuit is configured to control the multipath signal transmission circuit to perform signal transmission between an upstream device and a downstream device based on a first parallel signal transmission path in the parallel signal transmission paths during a period of a handshake operation performed between the upstream device and the downstream device. The path control circuit is further configured to control the multipath signal transmission circuit to perform the signal transmission based on a second parallel signal transmission path in the parallel signal transmission paths after the handshake operation is finished.Type: GrantFiled: December 10, 2021Date of Patent: February 7, 2023Assignee: PHISON ELECTRONICS CORP.Inventors: Jen-Chu Wu, Ching-Jui Hsiao, Chun-Wei Chang, Sheng-Wen Chen, Ching-Chung Cheng