Patents Examined by Samuel A Gebremariam
-
Patent number: 11823899Abstract: A high-temperature silicon carbide device, along with an integrated circuit including the device and method of fabricating the device are described. For example, the method includes forming one of a source region and a drain region of a silicon carbide metal-oxide-semiconductor device. The method may include forming a gate structure adjacent to either one of the source region and the drain region. The gate structure may include an insulating layer. The method may further include forming the insulating layer with a first growth step performed in a pure oxygen environment and with a second growth step performed in a nitrous oxide environment.Type: GrantFiled: April 15, 2021Date of Patent: November 21, 2023Assignee: CoolCAD Electronics, LLCInventors: Neil Goldsman, Akin Akturk, Zeynep Dilli, Mitchell Adrian Gross, Aysanew Abate
-
Patent number: 11815414Abstract: A pressure sensor device includes a semiconductor die having a die surface that includes a pressure sensitive area; and a bond wire bonded to a first peripheral region of the die surface and extends over the die surface to a second peripheral region of the die surface, wherein the pressure sensitive area is interposed between the second peripheral region and the first peripheral region, wherein the bond wire comprises a crossing portion that overlaps an area of the die surface, and wherein the crossing portion extends over the pressure sensitive area that is interposed between the first and the second peripheral regions.Type: GrantFiled: June 16, 2021Date of Patent: November 14, 2023Assignee: Infineon Technologies AGInventors: Emanuel Stoicescu, Matthias Boehm, Stefan Jahn, Erhard Landgraf, Michael Weber, Janis Weidenauer
-
Patent number: 11810981Abstract: An integrated circuit includes a substrate, first and second n-type wells and a p-type well over the substrate, a first row of cells over the p-type well and the first n-type well, and a second row of cells over the p-type well and the second n-type well. The first and the second n-type wells sandwich the p-type well from a top view. The first row of cells include gate-all-around (GAA) nanosheet (NS) cells and GAA nanowire (NW) cells. The second row of cells include GAA NS cells and GAA NW cells. Each GAA NS cell includes an NMOS GAA NS transistor and a PMOS GAA NS transistor, each GAA NW cell includes an NMOS GAA NW transistor and a PMOS GAA NW transistor. Each transistor includes vertically stacked multiple first channels. The first channels of the GAA NS transistors are wider than the first channels of the GAA NW transistors.Type: GrantFiled: February 6, 2023Date of Patent: November 7, 2023Inventor: Jhon Jhy Liaw
-
Patent number: 11805659Abstract: Disclosed is a magnetic memory device including a first magnetic pattern that extends in a first direction and has a magnetization direction fixed in one direction, and a plurality of second magnetic patterns that extend across the first magnetic pattern. The second magnetic patterns extend in a second direction intersecting the first direction and are spaced apart from each other in the first direction. Each of the second magnetic patterns includes a plurality of magnetic domains that are spaced apart from each other in the second direction.Type: GrantFiled: February 20, 2023Date of Patent: October 31, 2023Assignee: Samsung Electronics Co., Ltd.Inventors: Ung Hwan Pi, Dongkyu Lee
-
Patent number: 11798938Abstract: A SiC integrated circuit structure which allows multiple power MOSFETs or LDMOSs to exist in the same piece of semiconductor substrate and still function as individual devices which form the components of a given circuit architecture, for example, and not by limitation, in a half-bridge module. In one example, a deep isolation trench is etched into the silicon carbide substrate surrounding each individual LDMOS device. The trench is filled with an insulating material. The depth of the trench may be deeper than the thickness of an epitaxial layer to ensure electrical isolation between the individual epitaxial layer regions housing the individual LDMOSs. The width of the trench may be selected to withstand the potential difference between the bias levels of the body regions of neighboring power LDMOS devices.Type: GrantFiled: November 23, 2021Date of Patent: October 24, 2023Assignee: CoolCAD Electronics, LLCInventors: Neil Goldsman, Akin Akturk, Zeynep Dilli, Mitchell Adrian Gross, Usama Khalid, Christopher James Darmody
-
Patent number: 11798986Abstract: A semiconductor device that is a chip-size-package-type semiconductor device that is facedown mountable includes: a semiconductor layer including a semiconductor substrate and a low-concentration impurity layer in contact with an upper surface of the semiconductor substrate; a metal layer having a thickness of at least 10 ?m; a first vertical MOS transistor in the semiconductor layer; and a second vertical MOS transistor in the semiconductor layer. A side surface of the metal layer includes roughness forming vertical stripes in a direction perpendicular to the metal layer, and has a maximum height of profile greater than 1.0 ?m. In a plan view of the semiconductor device, an area occupancy of a formation containing metal in the metal layer is at most 5% in a 10-?m square region located at least 13 ?m inward from an outer edge of the semiconductor device, within an upper surface of the semiconductor device.Type: GrantFiled: August 11, 2021Date of Patent: October 24, 2023Assignee: NUVOTON TECHNOLOGY CORPORATION JAPANInventors: Yoshihiro Matsushima, Yoshihiko Kawakami, Shinya Oda, Takeshi Harada
-
Patent number: 11798939Abstract: A method for forming a fin field effect transistor (FinFET) device structure and method for forming the same are provided. The method includes providing a substrate, and forming a fin structure on the substrate. The method also includes forming a protection layer on the sidewalls of the fin structure, and forming a dielectric layer on the fin structure and the protection layer. The method further includes removing a portion of the dielectric layer until a portion of the protection layer is exposed, and removing the exposed portion of the protection layer, such that the sidewalls of a lower portion of the fin structure are covered by the protection layer, and the sidewalls of an upper portion of the fin structure are not covered by the protection layer.Type: GrantFiled: December 9, 2019Date of Patent: October 24, 2023Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTDInventor: Shiang-Bau Wang
-
Patent number: 11799010Abstract: Provided are transistors including an electride electrode. The transistor includes a substrate, a source region and a drain region doped with ions of different polarity from the substrate in a surface of the substrate, a source electrode and a drain electrode including an electride material on the source region and the drain region, a gate insulating layer surrounding the source electrode and a drain electrode on the substrate, and a gate electrode between the source electrode and the drain electrode on the substrate. The source electrode and the drain electrode have an ohmic contact with the substrate.Type: GrantFiled: April 12, 2021Date of Patent: October 24, 2023Assignee: Samsung Electronics Co., Ltd.Inventors: Youngtek Oh, Jinwook Jung, Seunggeol Nam, Wontaek Seo, Insu Jeon
-
Patent number: 11799054Abstract: A light emitting structure has quantum wells grown on a coalesced substrate stemming from nanocolumns. The crystal structure is very low in defects and efficiency of light production is good. By growing the nanocolumns at a lower temperature, the quantum well structure is better matched to the coalesced substrate and efficiency is improved.Type: GrantFiled: February 17, 2023Date of Patent: October 24, 2023Inventors: Najeeb Ashraf Khalid, Huy Binh Le, Hong Nhung Tran
-
Patent number: 11792992Abstract: A nonvolatile semiconductor memory device, includes: a stacked structural unit including a plurality of insulating films alternately stacked with a plurality of electrode films in a first direction; a selection gate electrode stacked on the stacked structural unit in the first direction; an insulating layer stacked on the selection gate electrode in the first direction; a first semiconductor pillar piercing the stacked structural unit, the selection gate electrode, and the insulating layer in the first direction, a first cross section of the first semiconductor pillar having an annular configuration, the first cross section being cut in a plane orthogonal to the first direction; a first core unit buried in an inner side of the first semiconductor pillar, the first core unit being recessed from an upper face of the insulating layer; and a first conducting layer of the first semiconductor pillar provided on the first core unit to contact the first core unit.Type: GrantFiled: January 14, 2022Date of Patent: October 17, 2023Assignee: Kioxia CorporationInventors: Yoshiaki Fukuzumi, Ryota Katsumata, Masaru Kito, Masaru Kidoh, Hiroyasu Tanaka, Yosuke Komori, Megumi Ishiduki, Junya Matsunami, Tomoko Fujiwara, Hideaki Aochi, Ryouhei Kirisawa, Yoshimasa Mikajiri, Shigeto Oota
-
Patent number: 11787690Abstract: A method of forming a micro electro mechanical system (MEMS) assembly comprises providing a substrate having an electrically conductive layer disposed thereon. The method also comprises depositing, on the substrate over the electrically conductive layer, a bonding material having an elastic modulus of less than 500 MPa so as to form a bond layer. The bond layer is completely cured, and a MEMS die is attached to the completely cured bond layer.Type: GrantFiled: April 2, 2021Date of Patent: October 17, 2023Assignee: KNOWLES ELECTRONICS, LLC.Inventors: Sung Bok Lee, John Szczech, Josh Watson
-
Patent number: 11793087Abstract: The disclosure is directed to spin-orbit torque (“SOT”) magnetoresistive random-access memory (“MRAM”) (“SOT-MRAM”) structures and methods. A SOT channel of the SOT-MRAM includes multiple heavy metal layers and one or more dielectric dusting layers each sandwiched between two adjacent heavy metal layers. The dielectric dusting layers each include discrete molecules or discrete molecule clusters of a dielectric material scattered in or adjacent to an interface between two adjacent heavy metal layers.Type: GrantFiled: July 13, 2021Date of Patent: October 17, 2023Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Shy-Jay Lin, Mingyuan Song
-
Patent number: 11791773Abstract: A method for manufacturing a semiconductor device including an upper-channel implant transistor is provided. The method includes forming one or more fins extending in a first direction over a substrate. The one or more fins include a first region along the first direction and second regions on both sides of the first region along the first direction. A dopant is shallowly implanted in an upper portion of the first region of the fins but not in the second regions and not in a lower portion of the first region of the fins. A gate structure extending in a second direction perpendicular to the first direction is formed overlying the first region of the fins, and source/drains are formed overlying the second regions of the fins, thereby forming an upper-channel implant transistor.Type: GrantFiled: July 12, 2021Date of Patent: October 17, 2023Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventors: Chia-Chung Chen, Chi-Feng Huang, Victor Chiang Liang, Fu-Huan Tsai, Hsieh-Hung Hsieh, Tzu-Jin Yeh, Han-Min Tsai, Hong-Lin Chu
-
Patent number: 11777025Abstract: According to one embodiment, a semiconductor device includes a semiconductor member, first and second electrodes, a gate electrode, a gate terminal, a first conductive member, a first terminal, and a first insulating member. The semiconductor member includes first and second semiconductor regions, and a third semiconductor region provided between the first and second semiconductor regions. The first electrode is electrically connected to the first semiconductor region. The second electrode is electrically connected to the second semiconductor region. The gate terminal is electrically connected to the gate electrode. The first conductive member is electrically insulated from the first and second electrodes, and the gate electrode. The first terminal is electrically connected to the first conductive member.Type: GrantFiled: February 9, 2021Date of Patent: October 3, 2023Assignees: KABUSHIKA KAISHA TOSHIBA, TOSHIBA ELECTRONIC DEVICES & STORAGE CORPORATIONInventors: Yusuke Kobayashi, Tatsunori Sakano, Hiro Gangi, Tomoaki Inokuchi, Takahiro Kato, Yusuke Hayashi, Ryohei Gejo, Tatsuya Nishiwaki
-
Patent number: 11777062Abstract: A method of manufacturing a nitride semiconductor light-emitting element configured to emit deep ultraviolet light includes: providing a semiconductor structure comprising: an n-side semiconductor layer comprising an n-side contact layer comprising aluminum, gallium, and nitrogen, a p-side semiconductor layer, and an active layer between the n-side semiconductor layer and the p-side semiconductor layer; forming an n-side electrode, which comprises forming, successively from an n-side contact layer side: a first layer located above the n-side contact layer and comprising a titanium layer, a second layer located above the first layer and comprising a silicon-containing aluminum alloy layer, and a third layer located above the second layer and comprising a tantalum layer and/or a tungsten layer; and heating the n-side electrode.Type: GrantFiled: February 24, 2022Date of Patent: October 3, 2023Assignee: NICHIA CORPORATIONInventor: Takumi Otsuka
-
Patent number: 11769707Abstract: A semiconductor structure is provided. The semiconductor structure includes: a fin heat-dissipation region on a substrate; a fin channel part on the fin heat-dissipation region, and an isolation structure on the substrate. A width of the fin channel part is smaller than a width of the fin heat-dissipation region. A top surface of the isolation structure is coplanar with a top surface of the fin heat-dissipation region.Type: GrantFiled: January 14, 2022Date of Patent: September 26, 2023Assignees: Semiconductor Manufacturing International (Shanghai) Corporation, Semiconductor Manufacturing International (Beijing) Corporation PleaseInventor: Fei Zhou
-
Patent number: 11753295Abstract: A MEMS device can include a solid dielectric including a plurality of apertures, the solid dielectric having a first side and a second side. The MEMS device can include a first plurality of electrodes extending completely through a first subset of the plurality of apertures, a second plurality of electrodes extending partially through a second subset of the plurality of apertures, a third plurality of electrodes extending partially into a third subset of the plurality of apertures. The MEMS device can include a first diaphragm coupled to the first plurality and to the third plurality of electrodes, the first diaphragm facing the first side of the solid dielectric. The MEMS device can include a second diaphragm coupled to the first plurality and to the second plurality of electrodes the second diaphragm facing the second side of the solid dielectric.Type: GrantFiled: December 12, 2022Date of Patent: September 12, 2023Assignee: Knowles Electronics, LLCInventors: Peter V. Loeppert, Michael Pedersen
-
Patent number: 11751443Abstract: An exemplary embodiment provides an organic light emitting diode display including a substrate, a bridge electrode disposed on the substrate, a buffer layer which covers the bridge electrode, a semiconductor layer disposed on the buffer layer, a first gate insulating layer which covers the semiconductor layer in a plan view, a first gate conductor disposed on the first gate insulating layer and which includes a first gate electrode, a second gate insulating layer which covers the first gate conductor, a second gate conductor disposed on the second gate insulating layer, an interlayer-insulating layer which covers the second gate conductor, and a data line disposed on the interlayer-insulating layer. The first gate electrode is directly connected to the bridge electrode, the semiconductor layer is electrically connected to the bridge electrode, and a capacitance exists between the data line and the bridge electrode.Type: GrantFiled: November 20, 2019Date of Patent: September 5, 2023Assignee: SAMSUNG DISPLAY CO., LTD.Inventors: Ji-Hyun Ka, Tae Geun Kim, Ki Myeong Eom
-
Patent number: 11744164Abstract: According to one embodiment, a resistive random access memory device includes a first electrode and a second electrode. The resistive random access memory device also includes a resistance change layer connected between the first electrode and the second electrode. The resistive random access memory device also includes a conductive layer connected in series to the resistance change layer between the first electrode and the second electrode. The resistive random access memory device in which the conductive layer includes a plurality of first material layers including a first material and a plurality of second material layers including a second material which is different from the first material.Type: GrantFiled: February 25, 2015Date of Patent: August 29, 2023Assignee: Kioxia CorporationInventors: Tomohito Kawashima, Takahiro Nonaka, Yusuke Arayashiki, Takayuki Ishikawa
-
Patent number: 11737289Abstract: A cross-bar ReRAM comprising a substrate, a plurality of first columns extending parallel to each other on the top surface of the substrate, wherein each of the plurality of the first columns includes a resistive random-access memory (ReRAM) stack comprised of a plurality of layers. A plurality of second columns extending parallel to each other and the plurality of second columns extending perpendicular to the plurality of first columns, wherein the plurality of second columns is located on top of the plurality of first columns, such that the plurality of second columns crosses over the plurality of first columns. A dielectric layer filling in the space between the plurality of first columns and the plurality of second columns, wherein the dielectric layer is in direct contact with a sidewall of each of the plurality layers of the ReRAM stack.Type: GrantFiled: December 9, 2020Date of Patent: August 22, 2023Assignee: International Business Machines CorporationInventors: Takashi Ando, Alexander Reznicek, Pouya Hashemi, Ruilong Xie