Patents Examined by Tan Tran
-
Patent number: 7294880Abstract: For providing a cheap semiconductor memory device with improving reliability by level of a cell, in the place of escaping from defects on memory cells electrically, through such as ECC, and further for providing a cell structure enabling scaling-down in the vertical direction with maintaining the reliability, in a semiconductor memory device, upon which high-speeded read-out operation is required, a charge storage region is constructed with particles made from a large number of semiconductor charge storage small regions, each being independent, thereby increasing the reliability by the cell level.Type: GrantFiled: August 17, 2004Date of Patent: November 13, 2007Assignee: Hitachi, Ltd.Inventors: Taro Osabe, Tomoyuki Ishii, Kazuo Yano, Takashi Kobayashi
-
Patent number: 7294881Abstract: At least either above or below a memory transistor formed on an insulating substrate, a shielding layer which has an area larger than that of the semiconductor layer of the memory transistor and has either an electromagnetic wave shielding effect or a light shielding effect or both of these is provided, and by this shielding layer, electromagnetic waves or light is prevented from entering the semiconductor layer. Or, the regional area of at least one of the gate and the charge accumulation layer of the memory transistor is made larger than the semiconductor layer to prevent electromagnetic waves or light from entering the semiconductor layer by the gate or the charge accumulation layer.Type: GrantFiled: February 2, 2005Date of Patent: November 13, 2007Assignee: NEC CorporationInventors: Takahiro Korenari, Kenji Sera, Hiroshi Kanou
-
Patent number: 7289346Abstract: In a large scale integrated DRAM in pursuit of micro fabrication, data line-word line coupling capacitances are unbalanced between paired data lines. An imbalance in data line-word line means generation of large noise when the data lines are subjected to amplification, which is highly likely invite deterioration of very small signals on the data lines and erroneous amplification of data. One or a few each of a plurality of word lines connected to a plurality of memory cells connected to one data line are alternately connected to subword driver arrays arranged on the opposing sides of a memory array. Positive and negative word line noise components cancel each other in the subword drivers when the data lines are subjected to amplification, so that the word line noise can be reduced. Therefore, signals read out by sense amplifiers can be prevented from deterioration thereby to increase the reliability of memory operation.Type: GrantFiled: February 9, 2006Date of Patent: October 30, 2007Assignee: Elpida Memory, Inc.Inventors: Tomonori Sekiguchi, Riichiro Takemura, Kazuhiko Kajigaya, Katsutaka Kimura, Tsugio Takahashi
-
Patent number: 7288782Abstract: Disclosed are methods for deposition of improved memory element films for semiconductor devices. The methods involve providing a hard mask over an upper surface of a metal line of a semiconductor substrate where vias are to be placed, recess etching the mask substantially in all upper surfaces except where vias are to be placed, depositing a Ta-containing capping layer over substantially all the metal line surfaces except the surface where vias are to be placed, polishing the Ta-containing capping layer to produce a damascened Ta-containing cap while exposing the metal line at the via forming surface, depositing a dielectric layer, patterning the dielectric layer to form a via, and depositing memory element films. The improved Ta—Cu interface of the subject invention mitigates and/or eliminates lateral growth of memory element films and copper voiding under the dielectric layer at the top surface of the metal line, and thereby enhances reliability and performance of semiconductor devices.Type: GrantFiled: October 14, 2005Date of Patent: October 30, 2007Assignees: Spansion LLC, Advanced Micro Devices, Inc.Inventors: Steven C. Avanzino, Amit P. Marathe
-
Patent number: 7279767Abstract: A semiconductor structure with high-voltage sustaining capability. A semiconductor structure with high-voltage sustaining capability includes a first well region of a first conductivity type. A pair of second well regions of a second conductivity type opposite to the first conductivity type are respectively disposed adjacent to the first well region and an anti-punch through region of the first conductivity type is disposed in at least the lower portion of the first well region to increase the doping concentration therein. Due to the ion supplementation of the anti-punch through region, the size of a semiconductor structure can be further reduced without affecting the HV sustaining capability and undesired effects such as punch-through effects can be prevented.Type: GrantFiled: February 3, 2005Date of Patent: October 9, 2007Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Chen-Bau Wu, Fang-Cheng Lui, Shun-Liang Hsu
-
Patent number: 7276731Abstract: In a method for fabricating a thin film transistor array substrate, a glass substrate undergoes an oxygen plasma treatment. A silver or silver alloy-based conductive layer is deposited onto the substrate, and patterned to thereby form a gate line assembly proceeding in the horizontal direction. The gate line assembly includes gate lines, gate electrodes, and gate pads. Thereafter, a silicon nitride-based gate insulating layer is deposited onto the substrate, and a semiconductor layer and an ohmic contact layer are sequentially formed on the gate insulating layer. The semiconductor layer and the ohmic contact layer are HF-treated. A silver alloy-based conductive layer is deposited onto the substrate, and patterned to thereby form a data line assembly. The data line assembly includes data lines crossing over the gate lines, source electrodes, drain electrodes, and data pads.Type: GrantFiled: February 10, 2005Date of Patent: October 2, 2007Assignee: Samsung Electronics Co., Ltd.Inventors: Chang-Oh Jeong, Bong-Joo Kang, Jae-Gab Lee
-
Patent number: 7276749Abstract: A microcrystalline germanium image sensor array. The array includes a number of pixel circuits fabricated in or on a substrate. Each pixel circuit comprises a charge collecting electrode for collecting electrical charges and a readout means for reading out the charges collected by the charge collecting electrode. A photodiode layer of charge generating material located above the pixel circuits convert electromagnetic radiation into electrical charges. This photodiode layer includes microcrystalline germanium and defines at least an n-layer, and i-layer and a p-layer. The sensor array also includes and a surface electrode in the form of a grid or thin transparent layer located above the layer of charge generating material. The sensor is especially useful for imaging in visible and near infrared spectral regions of the electromagnetic spectrum and provides imaging with starlight illumination.Type: GrantFiled: February 24, 2006Date of Patent: October 2, 2007Assignee: e-Phocus, Inc.Inventors: Peter Martin, Michael G. Engelman, Calvin Chao, Teu Chiang Hsieh, Milan Pender
-
Patent number: 7271403Abstract: A phase change memory may be made using an isolation diode in the form of a Schottky diode between a memory cell and a word line. The use of Schottky diode isolation devices may make the memory more scaleable in some embodiments.Type: GrantFiled: December 13, 2002Date of Patent: September 18, 2007Assignee: Intel CorporationInventors: Ilya Karpov, Ward Parkinson, Sean Lee
-
Patent number: 7268432Abstract: A method for forming an interconnect structure with nanocolumnar intermetal dielectric is described involving the construction of an interconnect structure using a solid dielectric, and introducing a regular array of vertically aligned nanoscale pores through stencil formation and etching to form a hole array and subsequently pinching off the tops of the hole array with a cap dielectric. Variations of the method and means to construct a multilevel nanocolumnar interconnect structure are also described.Type: GrantFiled: October 10, 2003Date of Patent: September 11, 2007Assignee: International Business Machines CorporationInventors: Matthew E. Colburn, Satya V. Nitta, Sampath Purushothaman, Charles Black, Kathryn Guarini
-
Patent number: 7265387Abstract: The present invention provides a display device including a scanning line (3) formed on an insulating substrate, an auxiliary capacitance line (4), a signal line (8), a gate electrode (2) connected to the scanning line, a source electrode (7) connected to the signal line, a switching element (1) formed of the source electrode and a drain electrode (9) formed opposing the source electrode, a reflective electrode (10) and a transmissive electrode (13) that are connected to the switching element, wherein an independent strip conductor formed of a conductive film in the same layer as that for the scanning line and the auxiliary capacitance line is formed in the vicinity of the signal line within the reflective region including the reflective electrode, the independent strip conductor being connected to the drain electrode.Type: GrantFiled: November 4, 2005Date of Patent: September 4, 2007Assignee: Mitsubishi Denki Kabushiki KaishaInventor: Katsuaki Murakami
-
Patent number: 7265393Abstract: A vertical thin-film transistor (V-TFT) is provided along with a method for forming the V-TFT. The method comprises: providing a substrate made from a material such as Si, quartz, glass, or plastic; conformally depositing an insulating layer overlying the substrate; forming a gate, having sidewalls and a thickness, overlying a substrate insulation layer; forming a gate oxide layer overlying the gate sidewalls, and a gate insulation layer overlying the gate top surface; etching the exposed substrate insulation layer; forming a first source/drain region overlying the gate insulation layer; forming a second source/drain region overlying the substrate insulation layer, adjacent a first gate sidewall; and, forming a channel region overlying the first gate sidewall with a channel length about equal to the thickness of the gate, interposed between the first and second source/drain regions.Type: GrantFiled: October 28, 2005Date of Patent: September 4, 2007Assignee: Sharp Laboratories of America, Inc.Inventors: Paul J. Schuele, Apostolos T. Voutsas
-
Patent number: 7265428Abstract: An element isolation dielectric film is formed around device regions in a silicon substrate. The device regions are an n-type diffusion region, a p-type diffusion region, a p-type extension region, an n-type extension region, a p-type source/drain region, an n-type source/drain region, and a nickel silicide film. Each gate dielectric film includes a silicon oxide film and a hafnium silicate nitride film. The n-type gate electrode includes an n-type silicon film and a nickel silicide film, and the p-type gate electrode includes a nickel silicide film. The hafnium silicate nitride films are not on the sidewalls of the gate electrodes.Type: GrantFiled: December 21, 2004Date of Patent: September 4, 2007Assignee: Kabushiki Kaisha ToshibaInventor: Tomonori Aoyama
-
Patent number: 7262428Abstract: A process of making a strained silicon-on-insulator structure is disclosed. A recess is formed in a substrate to laterally isolate an active area. An undercutting etch forms a bubble recess under the active area to partially vertically isolate the active area. A thermal oxidation completes the vertical isolation by use of a minifield oxidation process. The recess is filled to form a shallow trench isolation structure. An active device is also disclosed that is achieved by the process. A system is also disclosed that uses the active device.Type: GrantFiled: November 3, 2004Date of Patent: August 28, 2007Assignee: Micron Technology, Inc.Inventor: Leonard Forbes
-
Patent number: 7262464Abstract: A semiconductor device includes a substrate with an insulating surface and a single crystal semiconductor layer, which is bonded to the insulating surface of the substrate. The device further includes a first insulating layer, which is provided between the insulating surface of the substrate and the single crystal semiconductor layer, and a second insulating layer, which has been deposited on the entire insulating surface of the substrate except an area in which the first insulating layer is present.Type: GrantFiled: February 1, 2005Date of Patent: August 28, 2007Assignee: Sharp Kabushiki KaishaInventors: Yutaka Takafuji, Takashi Itoga
-
Patent number: 7259407Abstract: A vertical SCR switch to be controlled by a high-frequency signal having at least four main alternated layers. The switch includes a gate terminal and a gate reference terminal connected via integrated capacitors to corresponding areas. In the case of a thyristor, having on its front surface side a main P-type semiconductor area formed in an N-type gate semiconductor area, a first portion of the main area being connected to one of the main areas, a second portion of the main area is connected to one of the control terminals via a first integrated capacitor, and a portion of the gate area being connected to the other of the control terminals via a second integrated capacitor.Type: GrantFiled: October 12, 2004Date of Patent: August 21, 2007Assignee: STMicroelectronics S.A.Inventors: Samuel Menard, Christophe Mauriac
-
Patent number: 7253442Abstract: A thermal interface material (40) includes a macromolecular material (32), and a plurality of carbon nanotubes (22) embedded in the macromolecular material uniformly. The thermal interface material includes a first surface (42) and an opposite second surface (44). Each carbon nanotube is open at both ends thereof, and extends from the first surface to the second surface of the thermal interface material. A method for manufacturing the thermal interface material includes the steps of: (a) forming an array of carbon nanotubes on a substrate; (b) submerging the carbon nanotubes in a liquid macromolecular material; (c) solidifying the liquid macromolecular material; and (d) cutting the solidified liquid macromolecular material to obtain the thermal interface material with the carbon nanotubes secured therein.Type: GrantFiled: December 29, 2004Date of Patent: August 7, 2007Assignees: Tsing Hua University, Hon Hai Precision Industry Co., Ltd.Inventors: Hua Huang, Chang-Hong Liu, Shou-Shan Fan
-
Patent number: 7253471Abstract: A semiconductor structure has a semiconductor substrate (3, 4), on/in whose top side a structure comprising semiconductor layers, metal layers and insulator layers (5) is applied/impressed. An as far as possible contiguous stabilization layer (6, 10) made of metal and/or passivation material is applied on the applied/impressed metal/semiconductor/insulator layer structure (5).Type: GrantFiled: May 27, 2004Date of Patent: August 7, 2007Assignee: Infineon Technologies AGInventor: Franz Hirler
-
Patent number: 7253457Abstract: A semiconductor device, which may be changed to a mirror package after the assembly without having to reinstall bonding wires, comprises: a plurality of fixed external terminals which include a power supply external terminal and a ground potential external terminal and which are arranged symmetrically in fixed positions; a plurality of variable external terminals of different types which are arranged symmetrically; a plurality of reverse-polarity selection external terminals which are symmetrically arranged in fixed positions, and a signal switching circuit which switches the arrangement of the symmetrically arranged variable external terminal according to the setting of the selection terminal.Type: GrantFiled: August 12, 2002Date of Patent: August 7, 2007Assignee: Elpida Memory, Inc.Inventor: Yukitoshi Hirose
-
Patent number: 7250649Abstract: A capacitor of a memory device, and a method of fabricating the same, includes a lower electrode electrically coupled to a doping region of a transistor structure, the lower electrode having a metal electrode and a metal oxide electrode, a ferroelectric layer covering and extending laterally along the lower electrode, and an upper electrode formed on the ferroelectric layer.Type: GrantFiled: May 3, 2005Date of Patent: July 31, 2007Assignee: Samsung Electronics Co., Ltd.Inventors: Young-soo Park, Jung-hyun Lee, Choong-rae Cho, June-mo Koo, Suk-pil Kim, Sang-min Shin
-
Patent number: 7250648Abstract: Ferroelectric rare-earth manganese-titanium oxides and methods of their manufacture. The ferroelectric materials can provide nonvolatile data storage in rapid access memory devices.Type: GrantFiled: September 3, 2004Date of Patent: July 31, 2007Assignee: Intematix CorporationInventors: Yi-Qun Li, Young Yoo, Qizhen Xue, Ning Wang, Daesig Kim