Patents Examined by Young T. Tse
-
Patent number: 11870615Abstract: Provided are a summing circuit and an equalizer including the summing circuit. The summing circuit includes: a reference signal generator generating a first reference signal and a second reference signal, based on a coefficient code; a first non-overlap clock buffer generating a first switching signal and a second switching signal by using the first reference signal; and a first current source receiving the first switching signal and the second switching signal generated by the first non-overlap clock buffer, generating a first output current by using a bias voltage, and outputting the first output current to an output line, wherein the first switching signal includes a switching signal and a complementary switching signal that is a complementary signal to the switching signal, and wherein a logic low period of the second switching signal is included in a logic high period of the complementary switching signal of the first switching signal.Type: GrantFiled: June 8, 2022Date of Patent: January 9, 2024Assignee: Samsung Electronics Co., Ltd.Inventors: Kyeongjoon Ko, Jaehyun Park, Junhan Bae, Gyeongseok Song, Jongjae Ryu
-
Patent number: 11863356Abstract: A receiver has a first equalizer circuit that includes a first stage having a source degeneration circuit and a trans-impedance amplifier (TIA). The source degeneration circuit includes a resistor coupled in parallel with a capacitor. The TIA includes an embedded variable gain amplifier with a gain controlled by feedback resistors. Each feedback resistor is coupled between input and output of the TIA. In some implementations, the receiving circuit has a second equalizer circuit coupled in series with the first equalizer circuit. The second equalizer circuit includes a first stage having a source degeneration circuit and a TIA. The source degeneration circuit in the second equalizer circuit has a source degeneration resistor coupled in parallel with a source degeneration capacitor and the TIA includes an embedded variable gain amplifier whose gain is controlled by feedback resistors coupled between input and output of the TIA in the second equalizer circuit.Type: GrantFiled: January 31, 2022Date of Patent: January 2, 2024Assignee: QUALCOMM INCORPORATEDInventors: Miao Li, Zhiqin Chen, Yu Song, Hongmei Liao, Zhi Zhu, Hao Liu, Lejie Lu
-
Patent number: 11855710Abstract: An echo cancellation device and an echo cancellation method thereof applied in a communication device are provided. The echo cancellation device includes an echo canceller and a combine circuit. The echo canceller obtains a plurality of delayed signals from a local signal of the communication device, and the delayed signals are divided into a plurality of delayed signal groups. The echo canceller selectively ignores at least one of the delayed signal groups, and the echo canceller generates an echo cancellation signal with the others of the delayed signal groups. The combine circuit is coupled to an interface circuit of the communication device to receive a received signal. The combine circuit cancels an echo component of the received signal with the echo cancellation signal to generate a cancelled signal.Type: GrantFiled: March 3, 2021Date of Patent: December 26, 2023Assignee: Faraday Technology Corp.Inventors: Chia Jung Chan, Wei-Cyuan Wu
-
Patent number: 11848802Abstract: The present invention discloses a receive data equalization apparatus. A delay-compensating calculation circuit retrieves training data groups of a training data signal to retrieve total delay amount, generate signed compensation amounts according to a relation among training data contents of training data in each of the training data groups to generate total compensation amount accordingly, and solve equations that correspond total delay amount of the training data groups to the total compensation amount to obtain each of the compensation amounts. A receive data equalization circuit receives the compensation amounts and retrieves a receive data group in a receive data signal, generate signed receive compensation amounts according to a relation among receive data contents of receive data in the receive data group to generate a total receive compensation amount accordingly to perform equalization on a terminal edge of the receive data group according to the total receive compensation amount.Type: GrantFiled: February 22, 2022Date of Patent: December 19, 2023Assignee: REALTEK SEMICONDUCTOR CORPORATIONInventors: Peng-Fei Lin, Chen-Yuan Chang, Shih-Chang Chen
-
Patent number: 11843413Abstract: A signal transmitter may include a waveform synthesis circuit and a signal transmission circuit. The waveform synthesis circuit may store values of a reference waveform for a selected channel of the signal transmitter, and use the stored values to generate values of reference waveforms for one or more other channels of the signal transmitter. The waveform synthesis circuit may further include a sampling boost circuit to generate one or more additional values for the reference waveforms. The waveform transmission circuit may generate signals for the channels of the signal transmitter based at least in part on the values of the reference waveforms, and transmit the signals via one or more antennas.Type: GrantFiled: March 29, 2022Date of Patent: December 12, 2023Assignee: Apple Inc.Inventors: Long Kong, Chia-Hsiang Chen, Utku Seckin
-
Patent number: 11843483Abstract: During a training procedure for communicating via a full-duplex communication link, a first communication device receives training information from a second communication device. The training information corresponds to first signal processing parameters developed at the second communication device for use by the second communication device to process signals received by the second communication device via the full-duplex communication link. After receiving the training information from the second communication device, the first communication device develops second signal processing parameters to be used by the first communication device to process signals received by the first communication device via the full-duplex communication link. The second signal processing parameters are developed using the training information received from the second communication device.Type: GrantFiled: January 31, 2022Date of Patent: December 12, 2023Assignee: Marvell Asia Pte LtdInventors: Seid Alireza Razavi Majomard, Sina Barkeshli
-
Patent number: 11843484Abstract: A system for selecting an equalizer setting of an equalizer to equalize signals received via a communications link. Starting with a first (e.g., minimum) equalizer setting and a threshold voltage near the mid-eye voltage of the equalized output signal, the system estimates the amplitude of the inner eye of the equalized output signal by comparing the equalized output signal to a series of threshold voltages. If the amplitude of the equalized output signal is less than ideal, the system dynamically increases the equalizer setting. The system quickly converges on the equalizer setting for the communication link because, rather than comparing the output signal at every voltage offset using every equalizer setting, the system only evaluates the equalizer settings necessary to select the equalizer setting for the communications link and uses only the voltage offsets necessary to evaluate each equalizer setting.Type: GrantFiled: October 14, 2022Date of Patent: December 12, 2023Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Suzanne Mary Vining, Amit S. Rane, Charles Michael Campbell
-
Patent number: 11838153Abstract: A digital signal processor includes analog to digital converters to convert an analog voltage to digital voltage in unit intervals of an analog signal. A decision feedback equalizer (DFE) determines a first level of a digital sum of a digital voltage in a first UI and digital voltages of adjacent UIs (taps). The DFE identifies predetermined sequences of levels of consecutive UIs that include the first level and selects one of the predetermined sequences to decode digital data encoded in the analog signal in the UI. The DSP may be programmable to include taps from UIs that may affect the first UI. The predetermined sequences may include levels of the digital sums of consecutive UIs of the analog signal. The predetermined sequences may be identified in a look-up table based on the first level.Type: GrantFiled: June 29, 2022Date of Patent: December 5, 2023Assignee: Microsoft Technology Licensing, LLCInventors: Md Masum Hossain, Charles Boecker, Michael Raymond Trombley, Simon S. Li, Shaishav A. Desai
-
Patent number: 11831473Abstract: Reduced-complexity maximum likelihood sequence detectors (rMLSD) are disclosed for detecting multibit symbols such as those found in pulse amplitude modulation (PAM), quadrature amplitude modulation (QAM), and phase shift keying (PSK) signal constellations with more than two constellation points. One illustrative digital communications receiver includes: an initial equalizer that derives an initial sequence of symbol decisions from a filtered receive signal, each symbol decision in the initial sequence having a second most likely symbol decision; and a rMLSD that derives a final sequence of symbol decisions by evaluating state metrics only for each symbol decision in the initial sequence and its second most likely symbol decision.Type: GrantFiled: March 28, 2022Date of Patent: November 28, 2023Assignee: Credo Technology Group LimitedInventors: Yu Liao, Junqing (Phil) Sun
-
Patent number: 11817897Abstract: Embodiments provide a terminal point of a communication system, wherein a control signal is emitted in the communication system for coordinating the participants of the communication system, wherein the control signal is transferred distributed in correspondence with a frequency hop-based occupancy of resources of the frequency band, indicated by a control signal hopping pattern, wherein the terminal point has a receiver, wherein a receive bandwidth of the receiver is smaller at least by the factor 3 than a bandwidth of the frequency hop-based occupancy of resources of the frequency band, indicated by the control signal hopping pattern, wherein the terminal point is configured to receive a reference signal, the reference signal having information on the control signal, wherein the terminal point is configured to receive the control signal based on the information on the control signal.Type: GrantFiled: March 2, 2021Date of Patent: November 14, 2023Assignees: FRAUNHOFER-GESELLSCHAFT ZUR FÖRDERUNG DER ANGEWANDTEN FORSCHUNG E.V., FRIEDRICH-ALEXANDER-UNIVERSITAET ERLANGEN-NUERNBERGInventors: Gerd Kilian, Josef Bernhard, Frank Obernosterer, Raimund Meyer, Johannes Wechsler, Jakob Kneißl, Dominik Soller, Jörg Robert
-
Patent number: 11811438Abstract: Systems and methods for magnitude and phase trimming are provided. In one aspect, a radio frequency (RF) trimmer circuit includes an input terminal configured to receive an RF signal, an output terminal configured to output the RF signal, a control input configured to receive a control signal, at least one impedance element, and at least one transistor configured to selectively connect the impedance element onto a path between the input and output terminals. The selectively connecting the impedance element controls at least one of a magnitude trim and a phase trim of the RF signal.Type: GrantFiled: August 19, 2021Date of Patent: November 7, 2023Assignee: Skyworks Solutions, Inc.Inventors: John Jackson Nisbet, Hassan Sarbishaei, Guillaume Alexandre Blin
-
Patent number: 11804991Abstract: A sequence detection device includes a decision-feedback equalizer (DFE), a combining circuit, a decision circuit, and a sequence detection circuit. The DFE processes a symbol decision signal to generate a first equalized signal. The combining circuit combines a data signal and the first equalized signal to generate a sample signal. The decision circuit performs hard decision upon the sample signal to generate the symbol decision signal. The sequence detection circuit performs sequence detection upon the data signal to generate and output a symbol sequence. Regarding the sequence detection, the sequence detection circuit selects branches for branch metric calculation according to at least the symbol decision signal.Type: GrantFiled: August 22, 2022Date of Patent: October 31, 2023Assignee: MEDIATEK INC.Inventors: Yu-Ting Liu, Che-Yu Chiang, Deng-Fu Weng
-
Patent number: 11802898Abstract: Embodiments provide a method, apparatus and device of reconstructing non-Kronecker structured channels, applicable to communications. A weight matrix is determined for emulating link characteristics of a reconstructed channel, and includes a weight corresponding to each ray mapped to a probe antenna. In each cluster, rays mapped to each probe antenna have different weights with each other. For each cluster, a time-varying fading channel impulse response of each ray of the cluster mapped to a probe antenna is calculated using the weight matrix. The time-varying fading channel impulse response includes a transition equation for each probe antenna describing mapping of rays of the cluster to the probe antenna. A transition matrix from each probe antenna to receiving antennas of a device under test is determined. A product of the time-varying fading channel impulse response of the cluster multiplied by the transition matrix serves as a channel impulse response of the cluster.Type: GrantFiled: March 29, 2021Date of Patent: October 31, 2023Assignee: Beijing University of Posts and TelecommunicationsInventors: Yong Li, Wenbo Wang, Mugen Peng
-
Patent number: 11799696Abstract: A transceiver of the present inventive concept includes a transmitter and a receiver connected by a first line and a second line, and the transmitter includes a first encoder; a second encoder; and a transmission driver. The first encoder generates a first encoded data different from a first data during a first period and the second encoder generates a second encoded data equal to a second data during the first period, the second encoder generates the second encoded data different from the second data during a second period and the first encoder generates the first encoded data equal to the first data during the second period, and the first period and the second period are arranged to alternate with each other.Type: GrantFiled: July 18, 2022Date of Patent: October 24, 2023Assignee: Samsung Display Co., Ltd.Inventors: Young Suk Jung, Weon Jun Choe, Heen Dol Kim, Chae Hee Park, Ji Ye Lee
-
Patent number: 11792053Abstract: A method of realization of adaptive equalization and an adaptive equalizer. The adaptive equalizer comprises an equalizer unit, which is used for equaling an input signal according to a compensation coefficient to obtain an output signal; a sampling comparison unit, which is connected to an output of the equalizer and is used for sampling a comparison result of the output signal of the equalizer and a reference voltage corresponding to reference voltage step; a data processing unit, which is connected to the sampling comparison unit and the equalizer unit. It is used for scanning a reference voltage step to determine range of the reference voltage steps to which step the amplitude of the output signal is corresponding; and scanning a compensation coefficient step, and determining the compensation coefficient for equalization according to the range of reference voltage steps.Type: GrantFiled: September 13, 2022Date of Patent: October 17, 2023Assignee: EverPro Technologies Company LimitedInventors: Liang Xu, Yan Li, Jinfeng Tian, Yufeng Cheng, Yanan Chen
-
Patent number: 11784857Abstract: Various embodiments relate to an adaptive linear driver, including: a continuous time linear equalizer (CTLE); a programmable transmit driver coupled with an output of the CTLE, wherein the transmit driver includes a first control port configured to receive a first control signal configured to adjust the output level of the programmable transmit driver; an output comparator coupled to an output of the programmable transmit driver, wherein the output comparator is configured to compare the output of the programmable transmit driver with a reference signal and to produce a first comparison signal; and a controller coupled to the output comparator and the first control port, wherein the controller produces a first control signal based upon the first comparison signal.Type: GrantFiled: April 18, 2022Date of Patent: October 10, 2023Assignee: NXP USA, Inc.Inventors: Siamak Delshadpour, Peng Yan
-
Patent number: 11777406Abstract: Multiphase switched mode power supply clock apparatus, systems, articles of manufacture, and related methods are disclosed. An example apparatus includes a first clock recovery circuit to in response to obtaining a first clock pulse, transmit the first clock pulse to a power converter to cause the power converter to switch based on the first clock pulse, in response to obtaining a second clock pulse after the first clock pulse re-transmit the second clock pulse to a second clock recovery circuit, and increment a count value, and in response to the count value meeting a phase selection value, reset the count value.Type: GrantFiled: January 10, 2022Date of Patent: October 3, 2023Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Tawen Mei, Karen Huimun Chan
-
Patent number: 11770275Abstract: A PAM-4 DFE receives an input signal distorted by inter-symbol interference (ISI) and expressing a series of symbols each representing one of four pulse amplitudes to convey two binary bits of data per symbol. High-order circuitry resolves the most-significant bit (MSB) of each two-bit symbol, whereas low-order circuitry 115 resolves the immediate least-significant bit (LSB). An immediate value of the MSB is used to select a set of ISI offsets used to resolve the LSB. Resolved values of the prior values of the MSB and LSB are then used to select the ISI offset for the immediate symbol.Type: GrantFiled: June 28, 2022Date of Patent: September 26, 2023Assignee: Rambus Inc.Inventors: Masum Hossain, Nhat Nguyen, Charles Walter Boecker
-
Patent number: 11770274Abstract: A decision feedback equalizer (DFE) sampler circuit is disclosed. The DFE sampler includes a front-end circuit configured to generate a filtered signal using a plurality of signals that encode a serial data stream that includes a plurality of data symbols and a summing circuit configured to generate an equalized signal by combining the filtered signal and an analog feedback signal based on a digital feedback signal. The DFE sampler further includes first and second samplers configured to sample the equalized signal and generate first and second regeneration signals, respectively, during first and second time periods. A compensation circuit is configured to generate the digital feedback signal using the first and second regeneration signals. The first and second samplers, in alternating time periods, cancel ISI from the equalized signal using the first and second regeneration signals, respectively.Type: GrantFiled: May 24, 2022Date of Patent: September 26, 2023Assignee: Apple Inc.Inventors: Wing Liu, Sanjeev K. Maheshwari
-
Patent number: 11765002Abstract: A method of equalizing a communication link includes setting a number of coefficients to a required number, determining a number of pulse responses for a waveform, setting all values in a set of values to zero, repeating, until all values have been assigned, determining a current lowest parameter, using a position of the current lowest parameter as an index, determining a minimum value between a first term multiplied by a main pulse response minus a summation of each parameter multiplied by each value, divided by the current lowest parameter, and a corresponding pulse response, and assigning the minimum value to the value having a position equal to the position of the current lowest parameter, and determining a value of each coefficient in a set of coefficients by multiplying each value with the sign of a corresponding pulse response; defining an equalizer having a number of taps having a value based on the corresponding coefficient; and applying the equalizer to a waveform.Type: GrantFiled: May 26, 2022Date of Patent: September 19, 2023Assignee: Tektronix, Inc.Inventor: Kan Tan