Patents Examined by Yu-Hsi D Sun
-
Patent number: 11616048Abstract: An integrated circuit (IC) package includes a first die with a first surface overlaying a substrate. The first die includes a first metal pad at a second surface opposing the first surface. The IC package also includes a dielectric layer having a first surface contacting the second surface of the first die. The IC package further includes a second die with a surface that contacts a second surface of the dielectric layer. The second die includes a second metal pad aligned with the first metal pad of the first die. A plane perpendicular to the second surface of the first die intersects the first metal pad and the second metal pad.Type: GrantFiled: June 10, 2020Date of Patent: March 28, 2023Assignee: Texas Instruments IncorporatedInventor: Thomas Dyer Bonifield
-
Patent number: 11600599Abstract: A stack package is disclosed. A first semiconductor die and a supporter are disposed on a package substrate. The supporter may include a second side facing a first side of the first semiconductor die having a substantially inclined surface. A second semiconductor die is stacked on the first semiconductor die and on the supporter. An encapsulant layer is formed to fill a portion between the supporter and the first semiconductor die.Type: GrantFiled: March 16, 2021Date of Patent: March 7, 2023Assignee: SK hynix Inc.Inventor: Tae Hoon Kim
-
Patent number: 11594474Abstract: In some examples, a semiconductor package comprises a semiconductor die; a conductive member coupled to the semiconductor die; and a wirebonded protrusion coupled to the conductive member. A physical structure of the wirebonded protrusion is determined at least in part by a sequence of movements of a wirebonding capillary used to form the wirebonded protrusion, the wirebonded protrusion including a ball bond and a bond wire, and the bond wire having a proximal end coupled to the ball bond. The bond wire has a distal end. The package also comprises a mold compound covering the semiconductor die, the conductive member, and the wirebonded protrusion. The distal end is in a common vertical plane with the ball bond and is not connected to a structure other than the mold compound.Type: GrantFiled: April 30, 2021Date of Patent: February 28, 2023Assignee: TEXAS INSTRUMENTS INCORPORATEDInventor: Enis Tuncer
-
Patent number: 11587854Abstract: The present application describes a system in package which features no printed circuit board inside an encapsulation structure and comprises: a copper holder with a silicon layer at a top face; a plurality of dies mounted on the silicon layer and electrically connected to a plurality of data pins of the copper holder; a passive element mounted on the silicon layer and electrically connected to the dies wherein the dies are electrically connected to the ground pin of the copper holder; a molding compound encasing the dies and the passive element on the top face of the copper holder.Type: GrantFiled: June 22, 2021Date of Patent: February 21, 2023Assignee: WALTON ADVANCED ENGINEERING INC.Inventors: Chun Jung Lin, Ruei Ting Gu
-
Patent number: 11581290Abstract: A semiconductor package includes a package substrate including an insulating layer having an upper surface and a lower surface and provided with a first region which is recessed to a first depth from the upper surface toward the lower surface, a redistribution wiring buried in the insulating layer, a chip connection pad on a bottom surface of the recessed first region and connected to the redistribution wiring, and a wire connection pad on the upper surface of the insulating layer and connected to the redistribution wiring, a first semiconductor chip overlapping, in a top-down view of the semiconductor package, the recessed first region of the insulating layer and comprising a first chip pad connected to the chip connection pad of the package substrate, and a second semiconductor chip on the first semiconductor chip and connected to the wire connection pad of the package substrate through a conductive wire.Type: GrantFiled: February 4, 2021Date of Patent: February 14, 2023Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventor: Seunghyun Baik
-
Patent number: 11569475Abstract: A display device includes a display device including a substrate, and a display unit disposed on the substrate. An encapsulating unit encapsulates the display unit. The encapsulating unit includes a barrier organic layer. The barrier organic layer includes a plurality of organic materials and a plurality of inorganic materials. The inorganic materials are arranged in free volumes between the organic materials.Type: GrantFiled: November 7, 2019Date of Patent: January 31, 2023Assignee: SAMSUNG DISPLAY CO., LTD.Inventors: Seungyong Song, Hyojeong Kwon, Seunghun Kim, Myungmo Sung, Kwanhyuck Yoon
-
Patent number: 11569200Abstract: A semiconductor package includes a package substrate, a processor chip mounted on the package substrate, a first stack structure on the package substrate, the first stack structure including a number M of memory chips stacked on the processor chip, and a second stack structure on the package substrate and spaced apart from the processor chip, the second stack structure including a number N of memory chips stacked on the package substrate. A number Q of channels that electrically connect the memory chips of the second stack structure with the processor chip may be greater than a number P of channels that electrically connect the memory chips of the first stack structure with the processor chip, or the number N of memory chips included in the second stack structure may be greater than the number M of memory chips included in the first stack structure.Type: GrantFiled: September 9, 2020Date of Patent: January 31, 2023Assignee: Samsung Electronics Co., Ltd.Inventors: Kihong Jeong, Sangsub Song
-
Patent number: 11562987Abstract: Semiconductor devices having multiple substrates and die stacks, and associated systems and methods, are disclosed herein. In some embodiments, a semiconductor device includes a package substrate, and a first die stack mounted on the package substrate and including a plurality of first memory dies. The device can include a substrate mounted on the first die stack, the substrate including a plurality of routing elements. The device can also include a second die stack mounted on the substrate, the second die stack including a plurality of second memory dies. The device can further include a controller die mounted on the substrate. The controller die can be configured to communicate with the second die stack via the routing elements of the substrate. The device can include a mold material encapsulating the first die stack, the second die stack, the substrate, and the controller die.Type: GrantFiled: April 16, 2021Date of Patent: January 24, 2023Assignee: Micron Technology, Inc.Inventors: Chin Hui Chong, Hong Wan Ng, Hem P. Takiar, Seng Kim Ye, Kelvin Tan Aik Boo
-
Patent number: 11562979Abstract: A power module includes a plurality of conductive wire groups and a sealing member. The plurality of conductive wire groups each include a first bonded portion and a second bonded portion. A maximum gap between intermediate portions of a pair of conductive wire groups adjacent to each other is larger than a first gap between the first bonded portions of the pair of conductive wire groups adjacent to each other. The maximum gap between the intermediate portions of the pair of conductive wire groups adjacent to each other is larger than a second gap between the second bonded portions of the pair of conductive wire groups adjacent to each other. Therefore, the power module is improved in reliability.Type: GrantFiled: June 18, 2019Date of Patent: January 24, 2023Assignee: MITSUBISHI ELECTRIC CORPORATIONInventors: Chika Matsui, Junji Fujino, Satoshi Kondo, Masao Uchigasaki
-
Patent number: 11552065Abstract: A semiconductor device, having a substrate including an insulating plate and a circuit board provided on a front surface of the insulating plate. The circuit board has a first disposition area and a second disposition area with a gap therebetween, and a groove portion, of which a longitudinal direction is parallel to the gap, formed in the gap. The semiconductor device further includes a first semiconductor chip and a second semiconductor chip located on the circuit board in the first disposition area and the second disposition area, respectively, and a blocking member located in the gap across the groove portion in parallel to the longitudinal direction in a plan view of the semiconductor device.Type: GrantFiled: August 27, 2020Date of Patent: January 10, 2023Assignee: FUJI ELECTRIC CO., LTD.Inventor: Bin Wan Mat Wan Azha
-
Patent number: 11552050Abstract: A semiconductor device includes a stack of semiconductor dies, stacked in a stepped offset configuration, where the dies have different storage capacities and different sizes. Using dies of different sizes allows dies to be added to the stack without adding to the footprint of the semiconductor device. Using dies of different storage capacity also allows semiconductor devices to be tailored to specific storage capacity needs.Type: GrantFiled: February 12, 2021Date of Patent: January 10, 2023Assignee: Western Digital Technologies, Inc.Inventors: Ahmad Zarif Bin Azahar, Nur Syazwani Binti Mohd Najman, Muhammad Syafiq Bin Mazlan, Rolando Reyes, Jr., Hooi Bin Lim
-
Patent number: 11545501Abstract: Embodiments of structure and methods for forming a three-dimensional (3D) memory device are provided. In an example, a 3D memory device includes a substrate, an alternating layer stack on the substrate, and a barrier structure extending vertically through the alternating layer stack. The alternating layer stack includes (i) an alternating dielectric stack having a plurality of dielectric layer pairs enclosed laterally by at least the barrier structure, and (ii) an alternating conductor/dielectric stack having a plurality of conductor/dielectric layer pairs. The 3D memory device also includes a channel structure and a source structure each extending vertically through the alternating conductor/dielectric stack, and a contact structure extending vertically through the alternating dielectric stack. The source structure includes at least one staggered portion along a respective sidewall.Type: GrantFiled: January 4, 2021Date of Patent: January 3, 2023Assignee: YANGTZE MEMORY TECHNOLOGIES CO., LTD.Inventors: Hongbin Zhu, Juan Tang
-
Patent number: 11545411Abstract: A package that includes a substrate, an integrated device, a plurality of first wire bonds, at least one second wire bond, and an encapsulation layer. The integrated device is coupled to the substrate. The plurality of first wire bonds is coupled to the integrated device and the substrate. The plurality of first wire bonds is configured to provide at least one electrical path between the integrated device and the substrate. The at least one second wire bond is coupled to the integrated device. The at least one second wire bond is configured to be free of an electrical connection with a circuit of the integrated device. The encapsulation layer is located over the substrate and the integrated device. The encapsulation layer encapsulates the integrated device, the plurality of first wire bonds and the at least one second wire bond.Type: GrantFiled: July 28, 2020Date of Patent: January 3, 2023Assignee: QUALCOMM INCORPORATEDInventors: Wen Yin, Yonghao An, Reynante Tamunan Alvarado
-
Patent number: 11538812Abstract: A method for fabricating a semiconductor device includes: forming a first conductive structure over a substrate; forming a multi-layer spacer including a non-conformal sacrificial spacer on both sidewalls of the first conductive structure; forming a second conductive structure adjacent to the first conductive structure with the multi-layer spacer therebetween; forming an air gap by removing the non-conformal sacrificial spacer; forming a capping layer covering the second conductive structure and the air gap; forming an opening that exposes a top surface of the second conductive structure by etching the capping layer; and forming a conductive pad coupled to the second conductive structure in the opening.Type: GrantFiled: December 15, 2020Date of Patent: December 27, 2022Assignee: SK hynix Inc.Inventors: Chan-Bae Kim, Sang-Soo Park, Tae-Hyeok Lee
-
Patent number: 11538821Abstract: A semiconductor device is disclosed. The semiconductor device includes a first slit, at least one word line, and a second slit. The first slit is disposed at a boundary between contiguous memory blocks to isolate the memory blocks from each other, and includes a first outer slit and a second outer slit, the second outer slit is spaced apart in a first direction from the first outer slit by a predetermined distance. The word line is disposed, between the first and second outer slits, including a center region having a first end and a second end, and an edge region located at the first end and a second end of the center region, and the second slit is disposed at the center region that isolate area of the word line in the center region on either side of the second slit, wherein the word line is continuous in the edge regions.Type: GrantFiled: August 21, 2020Date of Patent: December 27, 2022Assignee: SK hynix Inc.Inventors: Go Hyun Lee, Sung Wook Jung
-
Patent number: 11527508Abstract: Apparatuses and methods for coupling semiconductor devices are disclosed. Terminals (e.g., die pads) of a plurality of semiconductor devices may be coupled in a daisy chain manner through conductive structures that couple one or more terminals of a semiconductor device to two conductive bond pads. The conductive structures may be included in a redistribution layer (RDL) structure. The RDL structure may have a āUā shape in some embodiments of the disclosure. Each end of the āUā shape may be coupled to a respective one of the two conductive bond pads, and the terminal of the semiconductor device may be coupled to the RDL structure. The conductive bond pads of a semiconductor device may be coupled to conductive bond pads of other semiconductor devices by conductors (e.g., bond wires). As a result, the terminals of the semiconductor devices may be coupled in a daisy chain manner through the RDL structures, conductive bond pads, and conductors.Type: GrantFiled: February 11, 2021Date of Patent: December 13, 2022Assignee: Micron Technology, Inc.Inventors: Matthew B. Leslie, Timothy M. Hollis, Roy E. Greeff
-
Patent number: 11515382Abstract: A flexible display panel and a display device are provided. The flexible display panel includes a non-bending zone and at least one bending zone. A shape of the non-bending zone is a first rectangle, and a shape of the at least one bending zone is a second rectangle. The bending zone is arranged around the non-bending zone and is connected to the non-bending zone. A side of the second rectangle is connected to a straight side of the first rectangle. At least one of two rounded corners corresponding to the straight side of the non-bending zone connected to the at least one bending zone includes a concave wave shape.Type: GrantFiled: April 10, 2020Date of Patent: November 29, 2022Assignee: WUHAN CHINA STAR OPTOELECTRONICS SEMICONDUCTOR DISPLAY TECHNOLOGY CO., LTD.Inventors: Qi Ouyang, Mugyeom Kim
-
Patent number: 11508848Abstract: The present disclosure teaches semiconductor devices and methods for manufacturing the same. Implementations of the semiconductor device may include: a semiconductor substrate; a semiconductor fin positioned on the semiconductor substrate; and a gate structure positioned on the semiconductor fin, where the gate structure includes a gate dielectric layer on a part of a surface of the semiconductor fin and a gate on the gate dielectric layer; where the gate includes a metal gate layer on the gate dielectric layer and a semiconductor layer on a side surface of at least one side of the metal gate layer; and where the semiconductor layer includes a dopant, where a conductivity type of the dopant is the opposite of a conductivity type of the semiconductor fin. The present disclosure can improve a work function of the device, thereby improving a current characteristic of the device during a working process, reducing the short channel effect (SCE), and lowering a leakage current.Type: GrantFiled: November 10, 2020Date of Patent: November 22, 2022Assignees: SEMICONDUCTOR MANUFACTURING INTERNATIONAL (BEIJING) CORPORATION, SEMICONDUCTOR MANUFACTURING INTERNATIONAL (SHANGHAI) CORPORATIONInventor: Meng Zhao
-
Patent number: 11502054Abstract: A method of forming a packaged semiconductor device includes attaching a backside surface of a semiconductor die to a major surface of a package substrate. A first conductive connector is formed over a portion of an active surface of the semiconductor die and a portion of the major surface of the package substrate. A first conductive connection between a first bond pad of the semiconductor die and a first substrate pad of the package substrate is formed by way of the first conductive connector. A bond wire connects a second bond pad of the semiconductor die to a second substrate pad of the package substrate. The first bond pad located between the second bond pad and an edge of the semiconductor die.Type: GrantFiled: November 11, 2020Date of Patent: November 15, 2022Assignee: NXP USA, INC.Inventor: Jinbang Tang
-
Patent number: 11495504Abstract: A method of manufacturing a semiconductor device includes: forming a first stack structure; forming first holes penetrating the first stack structure; forming a second stack structure on the first stack structure; forming second holes penetrating the second stack structure; measuring first direction distances between edges of the first holes and edges of the second holes; and correcting a first direction position at which the second holes are to be formed. The second holes may include one of a first shift hole shifted in a positive first direction from a first hole and a second shift hole shifted in a negative first direction from a first hole.Type: GrantFiled: August 11, 2020Date of Patent: November 8, 2022Assignee: SK hynix Inc.Inventor: Young Rok Kim