Patents by Inventor Andrew L. Hawkins
Andrew L. Hawkins has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 6813741Abstract: A memory having a circuit including a built-in address counter with a test mode. The address counter may be used to generate the memory array addressing for the different array test patterns. The circuit may comprise a logic circuit and a counter circuit. The logic circuit may be configured to generate one or more control signals in response to one or more control inputs. The counter circuit may be configured to generate a first counter output and a second counter output in response to (i) the control outputs and (ii) one or more inputs. The counter may comprise a first portion configured to generate the first counter output and a second portion configured to generate the second counter output.Type: GrantFiled: May 18, 2000Date of Patent: November 2, 2004Assignee: Cypress Semiconductor Corp.Inventors: George M. Ansel, David R. Lindley, Jeffrey W. Gossett, Junfei Fan, Andrew L. Hawkins, Michael D. Carlson
-
Patent number: 6731566Abstract: In a single ended simplex dual port memory cell, one port of the memory cell is dedicated for writing operations and the other port of the memory cell is dedicated for reading operations. A bit of data received from the first port can be stored in the memory cell. The second port can detect the memory cell contents substantially simultaneously as the memory cell is storing a bit of data from the first port. Each port is optimized for its respective dedicated operation. In other words, one port is optimized for write operations and the other port is optimized for read operations. Because one port of the memory cell is optimized for write operations and the other port of the memory cell is optimized for read operations, the cell does not require multiple wordline voltages for each port.Type: GrantFiled: June 6, 2001Date of Patent: May 4, 2004Assignee: Cypress Semiconductor CorporationInventors: Stefan P. Sywyk, Richard K. Chou, Andrew L. Hawkins
-
Patent number: 6510486Abstract: The present invention provides a circuit for writing a particular sized data word from a common input to a number of individual memory cells in a memory array and reading a particular sized data word from the individual memory cells to a common output. The size of the word written to the memory cells can be larger, smaller or the same as the size of the word read from the memory array. The present invention uses a multi-bit write counter to distribute a write timing signal to a number of multiplexer blocks and a multi-bit read counter to distribute a read timing signal to a number of sense amplifier blocks. Each of the multiplexer blocks receives both a data input signal from the common input and the write timing signal continuously when the circuit is in operation. Each of the sense amplifier blocks receives data from the memory array and a read timing signal at all times.Type: GrantFiled: March 25, 1996Date of Patent: January 21, 2003Assignee: Cypress Semiconductor Corp.Inventors: Roland T. Knaack, Andrew L. Hawkins
-
Patent number: 6262912Abstract: A single ended simplex dual port memory cell is described. One port of the memory cell is dedicated for writing operations and the other port of the memory cell is dedicated for reading operations. A bit of data received from the first port can be stored in the memory cell. The second port can detect the memory cell contents substantially simultaneously as the memory cell is storing a bit of data from the first port. Each port is optimized for its respective dedicated operation. In other words, one port is optimized for write operations and the other port is optimized for read operations. Because one port of the memory cell is optimized for write operations and the other port of the memory cell is optimized for read operations, the cell does not require multiple wordline voltages for each port.Type: GrantFiled: November 18, 1999Date of Patent: July 17, 2001Assignee: Cypress Semiconductor Corp.Inventors: Stefan P. Sywyk, Richard K. Chou, Andrew L. Hawkins
-
Patent number: 6181595Abstract: A method of reading the contents of a dual port memory cell which has a Beta Ratio less than 1.5 is described. A wordline is associated with a selected port of the memory cell. The wordline is coupled to a gate device of the memory cell for controlling communication between the memory cell and a bitline. The gate device has a first conductance at a first wordline voltage and a second conductance at a second wordline voltage. The second conductance is less than the first conductance. A port of the cell is selected by applying a select voltage to the associated wordline. The select voltage is approximately the same as the second wordline voltage. The cell contents are then retrieved from the bitline.Type: GrantFiled: November 18, 1999Date of Patent: January 30, 2001Assignee: Cypress Semiconductor CorporationInventors: Andrew L. Hawkins, Stefan P. Sywyk
-
Patent number: 6078637Abstract: A memory having a circuit including a built-in address counter with a test mode. The address counter may be used to generate the memory array addressing for the different array test patterns. The circuit may comprise a logic circuit and a counter circuit. The logic circuit may be configured to generate one or more control signals in response to one or more control inputs. The counter circuit may be configured to generate a first counter output and a second counter output in response to (i) the control outputs and (ii) one or more inputs. The counter may comprise a first portion configured to generate the first counter output and a second portion configured to generate the second counter output.Type: GrantFiled: June 29, 1998Date of Patent: June 20, 2000Assignee: Cypress Semiconductor Corp.Inventors: George M. Ansel, David R. Lindley, Jeffrey W. Gossett, Junfei Fan, Andrew L. Hawkins, Michael D. Carlson
-
Patent number: 6070203Abstract: An efficient design to generate a programmable almost empty or programmable almost full flags. The present invention accomplishes this by efficiently evaluating the read count minus write count plus a user programmed offset being greater than or equal to zero for the programmable almost empty flag generation. Similarly, evaluating write count minus the read count plus the user programmed offset minus the size of the FIFO is greater than or equal to zero for the programmable almost full flag generation. The counters in the FIFO count from 0 to twice the size of the FIFO minus one and the user programmed offset can be between 0 to the size of the FIFO minus one. The offset has one less bit than the read and write counters. The processing block masks out the higher order bits of the Offset input based on the size of the FIFO. The first stage performs the bit wise addition of the offset, read counter and write counter inputs without any carry chain propagation.Type: GrantFiled: November 30, 1998Date of Patent: May 30, 2000Assignee: Cypress Semiconductor Corp.Inventors: Andrew L. Hawkins, Pidugu L. Narayana
-
Patent number: 6055177Abstract: A circuit that may be used as a memory cell that may be capable of a differential write and a single ended read. The circuit generally comprises a memory storage element having a write bitline, a complement write bitline and a read bitline. One or more first gates may be configured to pass data on the write bitline and the inverted write bitline during a write operation. The write operation may occur in response to a write control signal. A second gate may be configured to pass data on from the storage element to the read bitline in response to read control signal. As a result, the circuit may be written by both the write bitline and the complement write bitline and may be read by the read bitline.Type: GrantFiled: June 26, 1998Date of Patent: April 25, 2000Assignee: Cypress Semiconductor Corp.Inventors: Pidugu L. Narayana, Daniel E. Cress, Andrew L. Hawkins, Derrick Savage
-
Patent number: 6023435Abstract: A circuit and method for staggering a bitline precharge between particular sections of a memory array. The present invention may be implemented in memories having increasing depths to reduce unacceptably high precharge current requirements associated with high bitline loads. Since the particular memory sections of the memory array are turned on independently, the peak current necessary to charge the particular bitlines is limited. The present invention may be implemented in logic and may therefore be less sensitive to process and temperature variations.Type: GrantFiled: December 22, 1997Date of Patent: February 8, 2000Assignee: Cypress Semiconductor Corp.Inventors: Pidugu L. Narayana, Daniel E. Cress, Andrew L. Hawkins
-
Patent number: 6016403Abstract: A state machine for generating a flag that represents the fullness of a FIFO buffer is disclosed. The present invention generates a set of next state variables that are derived generally from a combination of three previous state variables and three additional inputs representing an internally generated look-ahead flag, an external write clock and an external read clock. The next state variables are derived specifically from a product of the previous state variables and complement signals of the previous state variables. The full flag is generated using digital logic decoding techniques that manipulate inputs from the three next state variables, a read clock signal and a write clock signal and a look-ahead decoded internal full flag signal. An empty flag can be generated by switching the read and write clock inputs and changing the look-ahead decoded internal full flag to a look-ahead decoded internal empty flag.Type: GrantFiled: August 14, 1997Date of Patent: January 18, 2000Assignee: Cypress Semiconductor Corp.Inventors: Andrew L. Hawkins, Pidugu L. Narayana
-
Patent number: 6005795Abstract: A single ended dual port memory cell is described. A bit of data received from one of the first and second ports can be stored. Each of the first and second ports can simultaneously detect the stored bit.A method of reading the contents of a dual port memory cell which has a Beta Ratio less than 1.5 is also described. A wordline is associated with a selected port of the memory cell. The wordline is coupled to a gate device of the memory cell for controlling communication between the memory cell and a bitline. The gate device has a first conductance at a first wordline voltage and a second conductance at a second wordline voltage. The second conductance is less than the first conductance. A port of the cell is selected by applying a select voltage to the associated wordline. The select voltage is approximately the same as the second wordline voltage. The cell contents are then retrieved from the bitline.Type: GrantFiled: January 30, 1997Date of Patent: December 21, 1999Assignee: Cypress Semicondutor CorporationInventors: Andrew L. Hawkins, Stefan P. Sywyk
-
Patent number: 6005796Abstract: A single ended simplex dual port memory cell is described. One port of the memory cell is dedicated for writing operations and the other port of the memory cell is dedicated for reading operations. A bit of data received from the first port can be stored in the memory cell. The second port can detect the memory cell contents substantially simultaneously as the memory cell is storing a bit of data from the first port. Each port is optimized for its respective dedicated operation. In other words, one port is optimized for write operations and the other port is optimized for read operations. Because one port of the memory cell is optimized for write operations and the other port of the memory cell is optimized for read operations, the cell does not require multiple wordline voltages for each port.Type: GrantFiled: January 30, 1997Date of Patent: December 21, 1999Assignee: Cypress Semiconductor CorporationInventors: Stefan P. Sywyk, Richard K. Chou, Andrew L. Hawkins
-
Patent number: 5994920Abstract: The invention concerns an asynchronous state machine with a programmable tSKEW which may be used to generate a half-empty and half-full flags in a synchronous FIFO buffer. The present invention may reduce the delay associated in producing the half-full or half-empty flags from a typical eight gate delays, to as little as no gate delays. The reduction may be accomplished by using a first state machine which can make an internal flag go low, or active, and a second state machine which can make the internal flag go high, or inactive. The functioning of the first and second state machines may be controlled by a blocking logic. The output of each of the state machines may be stored in a latch. The output of the latch may be presented to an input of the blocking logic, which may be used by the blocking logic to control the activity of the state machines.Type: GrantFiled: October 22, 1997Date of Patent: November 30, 1999Assignee: Cypress Semiconductor Corp.Inventors: Pidugu L. Narayana, Andrew L. Hawkins
-
Patent number: 5991834Abstract: A state machine design which can be used to realize extremely short flag generation delays. The present invention also realizes the benefit of having an extremely high MTBF. The present invention generates a set of next state variables that are generated from a combination of three previous state variables and three additional inputs representing a logical "OR" of a read half-full and write half-full flag WRH, an external write clock input, and an external read clock input. The next state variables are derived from a product of the previous state variables, a complement signal of the previous state variables, and the signal WRH. The half-full flag is generated using digital logic decoding techniques that manipulate inputs from the three next state variables, a read clock signal and a write clock signal.Type: GrantFiled: August 31, 1998Date of Patent: November 23, 1999Assignee: Cypress Semiconductor Corp.Inventors: Andrew L. Hawkins, Pidugu L. Narayana
-
Patent number: 5963056Abstract: The present invention provides an asynchronous state machine with a programmable tSKEW that is used to generate an empty and full flag in a synchronous FIFO buffer. The present invention reduces the delay associated in producing the full or empty flags from a typical eight gate delays, to as little as no gate delays. The present invention accomplishes this by using a set state machine which can only make an internal flag go low, or active, and a reset state machine which can only make the internal flag go high, or inactive. The functioning of the set state machine and the reset state machine is controlled by a blocking logic. The output of each of the state machines is stored in a latch. The output of the latch is presented to an input of the blocking logic, which is used by the blocking logic to control the activity of the state machines.Type: GrantFiled: June 11, 1996Date of Patent: October 5, 1999Assignee: Cypress Semiconductor Corp.Inventors: Pidugu L. Narayana, Andrew L. Hawkins
-
Patent number: 5955897Abstract: The present invention provides a circuit and method for manipulating the least significant bit (LSB) of the read and write count signal to generate a glitch free mutually non-exclusive decoder output. The present invention can be used to generate a logic to eliminate glitches in the inputs to a full/empty flag generator, an almost full/almost empty flag generator or a half-full/half-empty flag generator. The circuit can be extended to generate the logic to eliminate glitches in either direction as the count signals move across a boundary change in a half-full flag generation circuit.Type: GrantFiled: July 21, 1997Date of Patent: September 21, 1999Assignee: Cypress Semiconductor Corp.Inventors: Pidugu L. Narayana, Andrew L. Hawkins
-
Patent number: 5936894Abstract: The present invention concerns a method and apparatus for providing a dual level wordline clamp for use in a memory array. During a write operation, the clamp is at a level that ensures that a proper write margin is maintained. During a read operation, the clamp produces a lower level that reduces the overall current consumption of the circuit. During a write operation, the clamp also reduces the overall current consumption of the circuit. The present invention does not require complex reference circuits and, as a result, presents a minimal impact on die size.Type: GrantFiled: June 15, 1998Date of Patent: August 10, 1999Assignee: Cypress Semiconductor Corp.Inventors: Andrew L. Hawkins, Jeffery Scott Hunt, Satish C. Saripella, Sanjay Sunder
-
Patent number: 5880997Abstract: A method and apparatus for greatly simplifying the circuitry needed to handle the bubbleback situations in FIFO memories includes an additional row of cells added to the memory array. By adding an extra row of memory cells, the read and write pointer are only on the same row when the FIFO is operating near the empty boundary or in fallthrough mode.Type: GrantFiled: September 29, 1997Date of Patent: March 9, 1999Assignee: Cypress Semiconductor Corp.Inventors: Andrew L. Hawkins, Muthukumar Nagarajan, Ajay Srikrishna
-
Patent number: 5864507Abstract: The present invention concerns a method and apparatus for providing a dual level wordline clamp for use in a memory array. During a write operation, the clamp is at a level that ensures that a proper write margin is maintained. During a read operation, the clamp produces a lower level that reduces the overall current consumption of the circuit. During a write operation, the clamp also reduces the overall current consumption of the circuit. The present invention does not require complex reference circuits and, as a result, presents a minimal impact on die size.Type: GrantFiled: December 18, 1996Date of Patent: January 26, 1999Assignee: Cypress Semiconductor CorporationInventors: Andrew L. Hawkins, Jeffery Scott Hunt, Satish C. Saripella, Sanjay Sunder
-
Patent number: 5862092Abstract: A method and apparatus for writing data onto the read bitline when a FIFO buffer memory is nearly empty that includes circuitry detecting when a memory is nearly empty, when the read pointer and the write pointer are on the same line with the read pointer behind the write pointer. Another circuit writes data onto the read bitline as the data is written into the buffer memory.Type: GrantFiled: May 7, 1997Date of Patent: January 19, 1999Assignee: Cypress Semiconductor Corp.Inventors: Andrew L. Hawkins, Muthukumar Nagarajan, Ajay Srikrishna