Patents by Inventor Andy Wei
Andy Wei has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 9425097Abstract: A method of lithographically cutting a Mx line before the Mx line is lithographically defined by patterning and the resulting 2DSAV device are provided. Embodiments include forming an a-Si dummy metal layer over a SiO2 layer; forming a first softmask stack over the a-Si dummy metal layer; patterning a plurality of vias through the first softmask stack down to the SiO2 layer; removing the first soft mask stack; forming first and second etch stop layers over the a-Si dummy metal layer, the first etch stop layer formed in the plurality of vias; forming a-Si mandrels on the second etch stop layer; forming oxide spacers on opposite sides of each a-Si mandrel; removing the a-Si mandrels; forming a-Si dummy metal lines in the a-Si dummy metal layer below the oxide spacers; and forming a SiOC layer between the a-Si dummy metal lines.Type: GrantFiled: April 29, 2015Date of Patent: August 23, 2016Assignee: GLOBALFOUNDRIES INC.Inventors: Guillaume Bouche, Andy Wei, Sudharshanan Raghunathan
-
Patent number: 9406775Abstract: Methods for forming a self-aligned gate-cut in close proximity to a gate contact and the resulting device are disclosed. Embodiments include providing a substrate with silicon fins and a metal gate with a nitride-cap perpendicular to and over the fins, with source/drain regions, each with an oxide-cap, on the fins on opposite sides of the gate; forming parallel dielectric lines, separated from each other, perpendicular to and over the gate; forming a photoresist over the parallel dielectric lines, forming an opening in the photoresist exposing a nitride-cap between two fins; removing the exposed nitride-cap exposing an underlying metal gate; removing the exposed metal gate and a remainder of the photoresist; forming low-k dielectric lines between the parallel dielectric lines; removing sections of the parallel dielectric lines; forming perpendicular interconnects between the low-k dielectric lines; removing a remainder of the parallel dielectric lines forming trenches; and filling the trenches with metal.Type: GrantFiled: April 27, 2015Date of Patent: August 2, 2016Assignee: GLOBALFOUNDRIES INC.Inventors: Guillaume Bouche, Andy Wei, Youngtag Woo
-
Patent number: 9397004Abstract: A method for fabricating a finFET integrated circuit includes providing a finFET integrated circuit structure including a fin structure, a replacement metal gate structure having a silicon nitride cap disposed over and in contact with the fin structure, a contact structure including a tungsten material also disposed over and in contact with the fin structure, and an insulating layer disposed over the replacement metal gate structure and the contact structure. The method further includes forming a first opening in the insulating layer over the replacement gate structure and a second opening in the insulating layer over the contact structure. Forming the first and second openings includes exposing the FinFET integrated circuit structure to a single extreme ultraviolet lithography patterning. Still further, the method includes removing a portion of the silicon nitride material of the replacement metal gate structure and forming a metal fill material in the first and second openings.Type: GrantFiled: January 27, 2014Date of Patent: July 19, 2016Assignee: GLOBALFOUNDRIES, INC.Inventors: Guillaume Bouche, Erik Geiss, Scott Beasor, Andy Wei, Deniz Elizabeth Civay
-
Publication number: 20160163862Abstract: Approaches for enabling uniform epitaxial (epi) growth in an epi junction area of a semiconductor device (e.g., a fin field effect transistor device) are provided. Specifically, a semiconductor device is provided including a dummy gate and a set of fin field effect transistors (FinFETs) formed over a substrate; a spacer layer formed over the dummy gate and each of the set of FinFETs; and an epi material formed within a set of recesses in the substrate, the set of recesses formed prior to removal of an epi block layer over the dummy gate.Type: ApplicationFiled: February 1, 2016Publication date: June 9, 2016Applicant: GLOBALFOUNDRIES INC.Inventors: ZHENYU HU, Richard J. Carter, Andy Wei, Qi Zhang, Sruthi Muralidharan, Amy L. Child
-
Patent number: 9362279Abstract: A method of contact formation and resulting structure is disclosed. The method includes providing a starting semiconductor structure, the structure including a semiconductor substrate with fins coupled to the substrate, a bottom portion of the fins being surrounded by a first dielectric layer, dummy gates covering a portion of each of the fins, spacers and a cap for each dummy gate, and a lined trench between the gates extending to and exposing the first dielectric layer. The method further includes creating an epitaxy barrier of hard mask material between adjacent fins in the trench, creating N and P type epitaxial material on the fins adjacent opposite sides of the barrier, and creating sacrificial semiconductor epitaxy over the N and P type epitaxial material, such that subsequent removal thereof can be done selective to the N and P type of epitaxial material.Type: GrantFiled: January 29, 2015Date of Patent: June 7, 2016Assignee: GLOBALFOUNDRIES INC.Inventors: Ruilong Xie, Andy Wei, William James Taylor, Ryan Ryoung-han Kim, Kwan-Yong Lim, Chanro Park
-
Patent number: 9362165Abstract: A method of forming 2D self-aligned vias before forming a subsequent metal layer and reducing capacitance of the resulting device and the resulting device are provided. Embodiments include forming dummy metal lines in a SiOC layer and extending in a first direction; replacing the dummy metal lines with metal lines, each metal line having a nitride cap; forming a softmask stack over the nitride cap and the SiOC layer; patterning a plurality of vias through the softmask stack down to the metal lines, the plurality of vias self-aligned along a second direction; removing the softmask stack; forming second dummy metal lines over the metal lines and extending in the second direction; forming a second SiOC layer between the dummy second metal lines on the SiOC layer; and replacing the dummy second metal lines with second metal lines, the second metal lines electrically connected to the metal lines through a via.Type: GrantFiled: May 8, 2015Date of Patent: June 7, 2016Assignee: GLOBALFOUNDRIES INC.Inventors: Guillaume Bouche, Andy Wei, Sudharshanan Raghunathan
-
Patent number: 9349718Abstract: There is set forth herein a field effect transistor (FET) configured as an ESD protection device. In one embodiment, the FET can be configured to operate in a snapback operating mode. The FET can include a semiconductor substrate, a gate formed on the substrate and a dummy gate formed on the substrate spaced apart from the gate.Type: GrantFiled: August 26, 2014Date of Patent: May 24, 2016Assignee: GLOBALFOUNDRIES INC.Inventors: Jagar Singh, Andy Wei, Mahadeva Iyer Natarajan, Manjunatha Prabhu, Anil Kumar
-
Patent number: 9343456Abstract: A method of forming a metal gate diode ESD protection device and the resulting device are provided. Embodiments include forming a metal gate diode including a metal gate on a substrate; forming an n-type cathode on a first side of the metal gate diode; and forming a p-type anode on a second side of the metal gate diode, opposite the first side.Type: GrantFiled: September 4, 2014Date of Patent: May 17, 2016Assignee: GLOBALFOUNDRIES INC.Inventors: Amaury Gendron-Hansen, Jagar Singh, Andy Wei
-
Publication number: 20160099344Abstract: Methods are presented for facilitating fabrication of a semiconductor device, such as a gate-all-around nanowire field-effect transistor. The methods include, for instance: providing at least one stack structure including at least one layer or bump extending above the substrate structure; selectively oxidizing at least a portion of the at least one stack structure to form at least one nanowire extending within the stack structure(s) surrounded by oxidized material of the stack structure(s); and removing the oxidized material from the stack structure(s), exposing the nanowire(s). This selectively oxidizing may include oxidizing an upper portion of the substrate structure, such as an upper portion of one or more fins supporting the stack structure(s) to facilitate full 360° exposure of the nanowire(s). In one embodiment, the stack structure includes one or more diamond-shaped bumps or ridges.Type: ApplicationFiled: October 30, 2015Publication date: April 7, 2016Inventors: Jin Ping LIU, Jing WAN, Andy WEI
-
Patent number: 9306019Abstract: Integrated circuits and methods for producing the same are provided. A method for producing an integrated circuit includes forming a layered fin overlying a substrate, where the layered fin includes an SiGe layer and an Si layer. The SiGe layer and the Si layer alternate along a height of the layered fin. A dummy gate is formed overlying the substrate and the layered fin, and a source and a drain area formed in contact with the layered fin. The dummy gate is removed to expose the SiGe layer and the Si layer, and the Si layer is removed to produce an SiGe nanowire. A high K dielectric layer that encases the SiGe nanowire between the source and the drain is formed, and a replacement metal gate is formed so that the replacement metal gate encases the high K dielectric layer and the SiGe nanowire between the source and drain.Type: GrantFiled: August 12, 2014Date of Patent: April 5, 2016Assignee: GLOBALFOUNDRIES, INC.Inventors: Jing Wan, Guillaume Bouche, Andy Wei, Shao Ming Koh
-
Patent number: 9293586Abstract: Approaches for enabling uniform epitaxial (epi) growth in an epi junction area of a semiconductor device (e.g., a fin field effect transistor device) are provided. Specifically, a semiconductor device is provided including a dummy gate and a set of fin field effect transistors (FinFETs) formed over a substrate; a spacer layer formed over the dummy gate and each of the set of FinFETs; and an epi material formed within a set of recesses in the substrate, the set of recesses formed prior to removal of an epi block layer over the dummy gate.Type: GrantFiled: July 17, 2013Date of Patent: March 22, 2016Assignee: GLOBALFOUNDRIES INC.Inventors: Zhenyu Hu, Richard J. Carter, Andy Wei, Qi Zhang, Sruthi Muralidharan, Amy L. Child
-
Publication number: 20160079242Abstract: Provided are approaches for patterning multiple, dense features in a semiconductor device using a memorization layer. Specifically, an approach includes: patterning a plurality of openings in a memorization layer; forming a gap-fill material within each of the plurality of openings; removing the memorization layer; removing an etch stop layer adjacent the gap-fill material, wherein a portion of the etch stop layer remains beneath the gap-fill material; etching a hardmask to form a set of openings above the set of gate structures, wherein the etch to the hardmask also removes the gap-fill material from atop the remaining portion of the etch stop layer; and etching the semiconductor device to remove the hardmask within each of the set of openings. In one embodiment, a set of dummy S/D contact pillars is then formed over a set of fins of the semiconductor device by etching a dielectric layer selective to the gate structures.Type: ApplicationFiled: November 23, 2015Publication date: March 17, 2016Applicant: GLOBALFOUNDRIES INC.Inventors: GUILLAUME BOUCHE, Andy Wei, Xiang Hu, Jerome F. Wandell, Sandeep Gaan
-
Publication number: 20160079168Abstract: Devices and methods for forming semiconductor devices with metal-titanium oxide contacts are provided. One intermediate semiconductor device includes, for instance: a substrate, at least one field-effect transistor disposed on the substrate, a first contact region positioned over at least a first portion of the at least one field-effect transistor between a spacer and an interlayer dielectric, and a second contact region positioned over at least a second portion of the at least one field-effect transistor between a spacer and an interlayer dielectric. One method includes, for instance: obtaining an intermediate semiconductor device and forming at least one contact on the intermediate semiconductor device.Type: ApplicationFiled: November 20, 2015Publication date: March 17, 2016Applicant: GLOBALFOUNDRIES INC.Inventors: Hiroaki NIIMI, Kisik CHOI, Hoon KIM, Andy WEI, Guillaume BOUCHE
-
Publication number: 20160071835Abstract: A method of forming a metal gate diode ESD protection device and the resulting device are provided. Embodiments include forming a metal gate diode including a metal gate on a substrate; forming an n-type cathode on a first side of the metal gate diode; and forming a p-type anode on a second side of the metal gate diode, opposite the first side.Type: ApplicationFiled: September 4, 2014Publication date: March 10, 2016Inventors: Amaury GENDRON-HANSEN, Jagar SINGH, Andy WEI
-
Publication number: 20160064372Abstract: There is set forth herein a field effect transistor (FET) configured as an ESD protection device. In one embodiment, the FET can be configured to operate in a snapback operating mode. The FET can include a semiconductor substrate, a gate formed on the substrate and a dummy gate formed on the substrate spaced apart from the gate.Type: ApplicationFiled: August 26, 2014Publication date: March 3, 2016Applicant: GLOBALFOUNDRIES INC.Inventors: Jagar SINGH, Andy WEI, Mahadeva Iyer NATARAJAN, Manjunatha PRABHU, Anil KUMAR
-
Publication number: 20160049489Abstract: Integrated circuits and methods for producing the same are provided. A method for producing an integrated circuit includes forming a layered fin overlying a substrate, where the layered fin includes an SiGe layer and an Si layer. The SiGe layer and the Si layer alternate along a height of the layered fin. A dummy gate is formed overlying the substrate and the layered fin, and a source and a drain area formed in contact with the layered fin. The dummy gate is removed to expose the SiGe layer and the Si layer, and the Si layer is removed to produce an SiGe nanowire. A high K dielectric layer that encases the SiGe nanowire between the source and the drain is formed, and a replacement metal gate is formed so that the replacement metal gate encases the high K dielectric layer and the SiGe nanowire between the source and drain.Type: ApplicationFiled: August 12, 2014Publication date: February 18, 2016Inventors: Jing Wan, Guillaume Bouche, Andy Wei, Shao Ming Koh
-
Publication number: 20160049490Abstract: Integrated circuits with dual silicide contacts are provided. In an embodiment, an integrated circuit includes a semiconductor substrate including a first area and a second area. The integrated circuit includes a first source/drain region in and/or overlying the first area of the semiconductor substrate and a second source/drain region in and/or overlying the second area of the semiconductor substrate. The integrated circuit further includes a first contact over the first source/drain region and comprising a first metal silicide. The integrated circuit also includes a second contact over the second source/drain region and comprising a second metal silicide different from the first metal silicide.Type: ApplicationFiled: October 27, 2015Publication date: February 18, 2016Inventors: Guillaume Bouche, Shao Ming Koh, Jeremy A. Wahl, Andy Wei
-
Patent number: 9263520Abstract: Methods are presented for facilitating fabrication of a semiconductor device, such as a gate-all-around nanowire field-effect transistor. The methods include, for instance: providing at least one stack structure including at least one layer or bump extending above the substrate structure; selectively oxidizing at least a portion of the at least one stack structure to form at least one nanowire extending within the stack structure(s) surrounded by oxidized material of the stack structure(s); and removing the oxidized material from the stack structure(s), exposing the nanowire(s). This selectively oxidizing may include oxidizing an upper portion of the substrate structure, such as an upper portion of one or more fins supporting the stack structure(s) to facilitate full 360° exposure of the nanowire(s). In one embodiment, the stack structure includes one or more diamond-shaped bumps or ridges.Type: GrantFiled: October 10, 2013Date of Patent: February 16, 2016Assignee: GLOBALFOUNDRIES INC.Inventors: Jin Ping Liu, Jing Wan, Andy Wei
-
Publication number: 20160020277Abstract: Three-dimensional electrostatic discharge (ESD) semiconductor devices are fabricated together with three-dimensional non-ESD semiconductor devices. For example, an ESD diode and FinFET are fabricated on the same bulk semiconductor substrate. A spacer merger technique is used in the ESD portion of a substrate to create double-width fins on which the ESD devices can be made larger to handle more current.Type: ApplicationFiled: September 30, 2015Publication date: January 21, 2016Applicant: GLOBALFOUNDRIES INC.Inventors: Jagar SINGH, Andy WEI, Mahadeva Iyer NATARAJAN
-
Publication number: 20160020204Abstract: Three-dimensional electrostatic discharge (ESD) semiconductor devices are fabricated together with three-dimensional non-ESD semiconductor devices. For example, an ESD diode and FinFET are fabricated on the same bulk semiconductor substrate. A spacer merger technique is used in the ESD portion of a substrate to create double-width fins on which the ESD devices can be made larger to handle more current.Type: ApplicationFiled: September 30, 2015Publication date: January 21, 2016Applicant: GLOBALFOUNDRIES INC.Inventors: Jagar SINGH, Andy WEI, Mahadeva Iyer NATARAJAN