Patents by Inventor Aristos Christou
Aristos Christou has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 4975387Abstract: Epitaxial Si-Ge heterostructures are formed by depositing a layer of amorphous Si-Ge on a silicon wafer. The amorphous Si-Ge on the silicon wafer is then subjected to a wet oxidation in order to form an epitaxial Si-Ge heterostructure. Any size wafer may be used and no special precaustions need be taken to ensure a clean amorphous Si-Ge/Si interface.Type: GrantFiled: December 15, 1989Date of Patent: December 4, 1990Assignee: The United States of America as represented by the Secretary of the NavyInventors: Sharka M. Prokes, Wen F. Tseng, Aristos Christou
-
Patent number: 4927782Abstract: A method of making a self-aligned FET includes the following steps. First, selectively doped heterostructure substrate having a predetermined crystalline structure is obtained having a heavily doped top GaAs layer, having a heavily doped AlGaAs layer under the top layer that is resistant to orientation-dependent etching, and having an undoped underlying AlGaAs layer and an undoped bottom GaAs layer. Then, an uppermost GaAs layer is deposited on the top layer. Then, an angular recess is etched through the uppermost GaAs layer and through the top heavily doped GaAs layer of the heterostructure substrate with an orientation-dependent etchant down to the etch resistant AlGaAs layer, whereby the length of the angular recess is wider at the base of the recess than at the top of the recess because of the predetermined crystalline structure and the orientation-dependent etchant. Next, a refractory metal gate of tantalum silicide is deposited in the recess.Type: GrantFiled: June 27, 1989Date of Patent: May 22, 1990Assignee: The United States of America as represented by the Secretary of the NavyInventors: John E. Davey, Aristos Christou
-
Patent number: 4330343Abstract: A method of attaining n.sup.+ regions with fine planar geometry in the soe and drain of GaAs devices utilizing ion implantation which improves ohmic contact with a refractory film. A layer of TiW refractory film is deposited on GaAs. .sup.29 Si ions are implanted in the GaAs through the refractory film so that the peak concentration is no more than approximately 100A below the TiW-GaAs interface. The entire structure is then annealed. A gold overlay is then deposited on the TiW layer to which electrical contacts may be attached and by which the contact resistivity is measured. Typical specific contact resistivity values are in the low 10.sup.-6 ohm/cm.sup.2 range.Type: GrantFiled: December 10, 1980Date of Patent: May 18, 1982Assignee: The United States of America as represented by the Secretary of the NavyInventors: Aristos Christou, John E. Davey
-
Patent number: 4316201Abstract: A high-frequency (9.3 GH.sub.z -94 GH.sub.z) gallium arsenide (GaAs) mixer iode having a low Schottky barrier height (approximately 0.4 eV) for operating at low noise figure levels at low local oscillator power levels (0.25 mW -0.75 mW), includes a GaAs substrate, a thin (about 100 A) epitaxial layer of germanium on the substrate, the epitaxial germanium being deposited at a rate of about 6 A per minute and at a substrate temperature in the range of 325.degree. C.-425.degree. C., a layer of silicon dioxide (SiO.sub.2), the SiO.sub.2 being etched, and layers of platinum-titanium-molybdenum-gold on the growth of epitaxial germanium. Contact areas are then plated with a layer of gold. Ohmic contact to the GaAs substrate side includes a deposition of gold-germanium alloy. Each of the layers are individually deposited at certain temperatures and thicknesses in a vacuum.Type: GrantFiled: May 8, 1980Date of Patent: February 16, 1982Assignee: The United States of America as represented by the Secretary of the NavyInventors: Aristos Christou, John E. Davey
-
Patent number: 4298403Abstract: A method of forming a single, reliable n.sup.+ contact for discrete GaAs devices. A film of p-type Ge is deposited uniformly over the surface of a n-type GaAs substrate. Ions of phosphorous or arsenic are implanted to 5.times.10.sup.18 ions/cc at a depth of 1500 A. The ends and the sides of the substrate and Ge layer are capped by a CVD oxide and annealed at 450.degree.-500.degree. C. for about one hour. This process over-compensates the initial p-type layers which results in the Ge layer becoming n.sup.+. The oxide is removed by an etch process and the n.sup.+ Ge is etched to form two separate contact sections of n.sup.+ Ge. The n.sup.+ Ge is then metalized to form ohmic contacts by use of NiAu. A CVD oxide overcoat may again be applied and annealed at about 500.degree. C. to drive a shallow 200-500 A, n.sup.+ germanium diffusion into the substrate.Type: GrantFiled: February 28, 1980Date of Patent: November 3, 1981Inventors: John E. Davey, Aristos Christou
-
Patent number: 4267014Abstract: A method for protecting an ion-implanted substrate during the annealing process by covering the ion-implanted layer with a suitable encapsulant. A thin layer of ions are implanted into a GaAs substrate. A protective layer of germanium, amorphous GaAs, doped GaAs, or GaAlAs is applied over the implanted layer and on the periphery of the ion-implanted GaAs substrate. The composite is annealed at a temperature which is adequate for the lattice to recover from the ion-implantation-induced damage. The protective layer is removed subsequent to the anneal step, without any damage to the ion-implanted layer.Type: GrantFiled: February 29, 1980Date of Patent: May 12, 1981Assignee: The United States of America as represented by the Secretary of the NavyInventors: John E. Davey, Aristos Christou, Harry B. Dietrich
-
Patent number: 4263605Abstract: A method of attaining n.sup.+ regions with fine planar geometry in the source and drain of GaAs devices utilizing ion implantation which improves Ohmic contact with a refractory film. A layer of TiW refractory film is deposited on GaAs. .sup.29 Si ions are implanted in the GaAs through the refractory film so that the peak concentration is no more than approximately 100 A below the TiW-GaAs interface. The entire structure is then annealed. A gold overlay is then deposited on the TiW layer to which electrical contacts may be attached and by which the contact resistivity is measured. Typical specific contact resistivity values are in the low 10.sup.-6 ohm/cm.sup.2 range.Type: GrantFiled: January 4, 1979Date of Patent: April 21, 1981Assignee: The United States of America as represented by the Secretary of the NavyInventors: Aristos Christou, John E. Davey
-
Patent number: 4226649Abstract: A method of growing high-quality, super-abrupt, thin-film epitaxial layers independent of a GaAs substrate. An elemental semiconductor of germanium is used to initiate growth of an active material, typically doped n-type. A semi-insulating layer or n+ layer is grown on the n-type active material. Subsequent to growth of the semi-insulating layer, a thin cap of germanium is deposited on the composite. Gold is deposited onto the germanium cap to form an eutectic-alloy layer with the germanium. The alloy is formed and the composite is bonded to a metal, glass, or ceramic substrate and the semiconductor (germanium) is removed by etching and the n-layer is finally etched to provide a clean-up and to tailor the layer to a desired thickness. Subsequent steps are employed to form desired structures such as field-effect transistors or Schottky-barrier devices.Type: GrantFiled: September 11, 1979Date of Patent: October 7, 1980Assignee: The United States of America as represented by the Secretary of the NavyInventors: John E. Davey, Aristos Christou
-
Patent number: 4188710Abstract: A solid-state diffusion method for providing ohmic contacts to n-type Group II-V semiconductor materials, such as gallium arsenide (GaAs). The material is successively cleaned, etched, rinsed, re-etched, rinsed and placed in an oil-free vacuum. The substrate is then heated to desorb surface oxides and an epitaxial layer of germanium and a layer of nickel, or other refractory, are deposited on the substrate at specific temperatures. Next, the structure is annealed in the vacuum at temperatures sufficient to diffuse the germanium into the GaAs material and to establish an ohmic contact.Type: GrantFiled: August 11, 1978Date of Patent: February 19, 1980Assignee: The United States of America as represented by the Secretary of the NavyInventors: John E. Davey, Aristos Christou
-
Patent number: 4179604Abstract: In a scanning electron beam system wherein a primary beam of electrons is anned over the surface of a specimen and electron images are generated by collecting electrons scattered from the surface, an improved electron collector for selectively collecting the primary electrons that have suffered low loss in being scattered by the surface. Three symmetrically shaped mesh grids are arranged in front of a scintillator in the path of the backscattered electrons. The grids are disposed relative to each other and biased so that the electric fields permit passage of electrons within a narrow energy range. The scintillator is coated with a layer of tantalum and a layer of gold to provide thermal stability and resistance to damage from bombardment by high-energy electrons.Type: GrantFiled: September 29, 1978Date of Patent: December 18, 1979Assignee: The United States of America as represented by the Secretary of the NavyInventor: Aristos Christou
-
Patent number: 4179533Abstract: A method for constructing systems of refractory layers for use in making gallium arsenide (GaAs) semiconductor devices, having gold as the conducting electrode, which devices are thermally stable when thermally stressed up to about 600.degree. C. for approximately 24 hours. The method forms refractory layers of either tantalum-platinum-tantalum, or tungsten-platinum-tungsten, or titanium tungsten-platinum to develop both the Schottky barrier to GaAs and the diffusion barrier between gold and GaAs. Each of the refractories are individually deposited, at specific temperatures in the range of 50.degree. C. to 175.degree. C., on a GaAs wafer within a vacuum. The metalized wafer cools to room temperature and is removed from the vacuum. Contacts are then typically defined on the wafer and the wafer is subsequently bonded.Type: GrantFiled: April 25, 1978Date of Patent: December 18, 1979Assignee: The United States of America as represented by the Secretary of the NavyInventors: Aristos Christou, Howard M. Day
-
Patent number: H29Abstract: A TUNNETT (tunneling transit time) electronic device comprising a very thin injector uniformly doped at a high concentration, a thin drift region of lower doping of the same semiconductivity type, and a collector of high doping of the same semiconductivity type. A Schottky barrier is formed by placing a metal electrode on the injector and an ohmic contact may be made on the collector. In a preferred embodiment the injector is made of Ge grown on the drift region by vacuum epitaxy. The drift region is preferably GaAs grown by epitaxy on a GaAs collector.Type: GrantFiled: January 4, 1983Date of Patent: March 4, 1986Assignee: The Government of the United StatesInventors: Aristos Christou, John E. Davey