Patents by Inventor Arun TIRUVUR
Arun TIRUVUR has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240094986Abstract: A method and device for data conversion in a matrix compute apparatus. The apparatus includes an input buffer (IB) that receives one or more matrix inputs characterized by a first format and a compute device coupled to the IB device that is configured to determine a combined matrix output. The compute device determines a first matrix output using a first input portion of the matrix input and determines a second matrix output using a second input portion. The compute device then determines a combined matrix output in a second format using the first and second matrix outputs. Within the compute device, an alignment device can determine a rounded matrix output from the combined matrix output, and a partial products reduction (PPR) device can determine a reduced matrix output in a third format using the rounded matrix output, which is stored in an output buffer (OB) coupled to the compute device.Type: ApplicationFiled: August 26, 2022Publication date: March 21, 2024Inventors: Ilya LYUBOMIRSKY, Irene QUEK, Arun TIRUVUR, Satyam SRIVASTAVA, Sudeep BHOJA
-
Patent number: 11431416Abstract: A communication device includes an AFE configured to track and hold a first driving signal to produce a plurality of sample signals, a shift and hold module configured to store the plurality of sample signals, and an ADC configured to respectively convert the plurality of sample signals to a plurality of digitized sample signals, the ADC including a plurality of ADC slices. A DSP is configured to calibrate the AFE based on the plurality of ADC slices corresponding to the plurality of digitized sample signals and generate an output data stream comprising the plurality of digitized samples. A skew management module is configured to detect a skew of the plurality of digitized sample signals in the output data stream generated by the DSP module, generate a programmable skew offset based on the detected skew, and correct the skew in the output data stream based on the programmable skew offset.Type: GrantFiled: February 9, 2021Date of Patent: August 30, 2022Assignee: Marvell Asia Pte Ltd.Inventors: Karthik Gopalakrishnan, Jamal Riani, Arun Tiruvur
-
Publication number: 20210167858Abstract: The present invention is directed to data communication. More specifically, embodiments of the present invention provide a transceiver that processes an incoming data stream and generates a recovered clock signal based on the incoming data stream. The transceiver includes a voltage gain amplifier that also performs equalization and provides a driving signal to track and hold circuits that hold the incoming data stream, which is stored by shift and holder buffer circuits. Analog to digital conversion is then performed on the buffer data by a plurality of ADC circuits. Various DSP functions are then performed over the converted data. The converted data are then encoded and transmitted in a PAM format. There are other embodiments as well.Type: ApplicationFiled: February 9, 2021Publication date: June 3, 2021Inventors: Karthik GOPALAKRISHNAN, Jamal RIANI, Arun TIRUVUR
-
Patent number: 10951318Abstract: The present invention is directed to data communication. More specifically, embodiments of the present invention provide a transceiver that processes an incoming data stream and generates a recovered clock signal based on the incoming data stream. The transceiver includes a voltage gain amplifier that also performs equalization and provides a driving signal to track and hold circuits that hold the incoming data stream, which is stored by shift and holder buffer circuits. Analog to digital conversion is then performed on the buffer data by a plurality of ADC circuits. Various DSP functions are then performed over the converted data. The converted data are then encoded and transmitted in a PAM format. There are other embodiments as well.Type: GrantFiled: November 26, 2019Date of Patent: March 16, 2021Assignee: INPHI CORPORATIONInventors: Karthik Gopalakrishnan, Jamal Riani, Arun Tiruvur
-
Patent number: 10826734Abstract: Embodiments of the present invention include an apparatus that receives date from multiple lanes, which are then aligned and synchronized for transcoding and encoding.Type: GrantFiled: October 18, 2019Date of Patent: November 3, 2020Assignee: INPHI CORPORATIONInventors: Arun Tiruvur, Jamal Riani, Sudeep Bhoja
-
Publication number: 20200099453Abstract: The present invention is directed to data communication. More specifically, embodiments of the present invention provide a transceiver that processes an incoming data stream and generates a recovered clock signal based on the incoming data stream. The transceiver includes a voltage gain amplifier that also performs equalization and provides a driving signal to track and hold circuits that hold the incoming data stream, which is stored by shift and holder buffer circuits. Analog to digital conversion is then performed on the buffer data by a plurality of ADC circuits. Various DSP functions are then performed over the converted data. The converted data are then encoded and transmitted in a PAM format. There are other embodiments as well.Type: ApplicationFiled: November 26, 2019Publication date: March 26, 2020Inventors: Karthik GOPALAKRISHNAN, Jamal RIANI, Arun TIRUVUR
-
Publication number: 20200052937Abstract: Embodiments of the present invention include an apparatus that receives date from multiple lanes, which are then aligned and synchronized for transcoding and encoding.Type: ApplicationFiled: October 18, 2019Publication date: February 13, 2020Inventors: Arun TIRUVUR, Jamal RIANI, Sudeep BHOJA
-
Patent number: 10523328Abstract: The present invention is directed to data communication. More specifically, embodiments of the present invention provide a transceiver that processes an incoming data stream and generates a recovered clock signal based on the incoming data stream. The transceiver includes a voltage gain amplifier that also performs equalization and provides a driving signal to track and hold circuits that hold the incoming data stream, which is stored by shift and holder buffer circuits. Analog to digital conversion is then performed on the buffer data by a plurality of ADC circuits. Various DSP functions are then performed over the converted data. The converted data are then encoded and transmitted in a PAM format. There are other embodiments as well.Type: GrantFiled: January 16, 2019Date of Patent: December 31, 2019Assignee: INPHI CORPORATIONInventors: Karthik Gopalakrishnan, Jamal Riani, Arun Tiruvur
-
Patent number: 10498570Abstract: Embodiments of the present invention include an apparatus that receives date from multiple lanes, which are then aligned and synchronized for transcoding and encoding.Type: GrantFiled: May 22, 2018Date of Patent: December 3, 2019Assignee: INPHI CORPORATIONInventors: Arun Tiruvur, Jamal Riani, Sudeep Bhoja
-
Patent number: 10355886Abstract: The present invention is directed to data communication systems and methods. More specifically, embodiments of the present invention provide techniques for transceivers to quickly identify FEC mode used in data communication. A transmitting transceiver embeds FEC mode information in a designated field of an alignment marker. The receiving transceiver acknowledges the receipt of the FEC mode information and processes the incoming data accordingly. There are other embodiments as well.Type: GrantFiled: May 1, 2018Date of Patent: July 16, 2019Assignee: INPHI CORPORATIONInventors: Arun Tiruvur, Sudeep Bhoja
-
Publication number: 20190149238Abstract: The present invention is directed to data communication. More specifically, embodiments of the present invention provide a transceiver that processes an incoming data stream and generates a recovered clock signal based on the incoming data stream. The transceiver includes a voltage gain amplifier that also performs equalization and provides a driving signal to track and hold circuits that hold the incoming data stream, which is stored by shift and holder buffer circuits. Analog to digital conversion is then performed on the buffer data by a plurality of ADC circuits. Various DSP functions are then performed over the converted data. The converted data are then encoded and transmitted in a PAM format. There are other embodiments as well.Type: ApplicationFiled: January 16, 2019Publication date: May 16, 2019Inventors: Karthik GOPALAKRISHNAN, Jamal RIANI, Arun TIRUVUR
-
Patent number: 10218444Abstract: The present invention is directed to data communication. More specifically, embodiments of the present invention provide a transceiver that processes an incoming data stream and generates a recovered clock signal based on the incoming data stream. The transceiver includes a voltage gain amplifier that also performs equalization and provides a driving signal to track and hold circuits that hold the incoming data stream, which is stored by shift and holder buffer circuits. Analog to digital conversion is then performed on the buffer data by a plurality of ADC circuits. Various DSP functions are then performed over the converted data. The converted data are then encoded and transmitted in a PAM format. There are other embodiments as well.Type: GrantFiled: November 10, 2017Date of Patent: February 26, 2019Assignee: INPHI CORPORATIONInventors: Karthik Gopalakrishnan, Jamal Riani, Arun Tiruvur
-
Publication number: 20180343151Abstract: Embodiments of the present invention include an apparatus that receives date from multiple lanes, which are then aligned and synchronized for transcoding and encoding.Type: ApplicationFiled: May 22, 2018Publication date: November 29, 2018Inventors: Arun TIRUVUR, Jamal RIANI, Sudeep BHOJA
-
Publication number: 20180248717Abstract: The present invention is directed to data communication systems and methods. More specifically, embodiments of the present invention provide techniques for transceivers to quickly identify FEC mode used in data communication. A transmitting transceiver embeds FEC mode information in a designated field of an alignment marker. The receiving transceiver acknowledges the receipt of the FEC mode information and processes the incoming data accordingly. There are other embodiments as well.Type: ApplicationFiled: May 1, 2018Publication date: August 30, 2018Inventors: Arun TIRUVUR, Sudeep BHOJA
-
Patent number: 10009200Abstract: Embodiments of the present invention include an apparatus that receives date from multiple lanes, which are then aligned and synchronized for transcoding and encoding.Type: GrantFiled: January 12, 2017Date of Patent: June 26, 2018Assignee: INPHI CORPORATIONInventors: Arun Tiruvur, Jamal Riani, Sudeep Bhoja
-
Patent number: 9992043Abstract: The present invention is directed to data communication systems and methods. More specifically, embodiments of the present invention provide techniques for transceivers to quickly identify FEC mode used in data communication. A transmitting transceiver embeds FEC mode information in a designated field of an alignment marker. The receiving transceiver acknowledges the receipt of the FEC mode information and processes the incoming data accordingly. There are other embodiments as well.Type: GrantFiled: March 31, 2017Date of Patent: June 5, 2018Assignee: INPHI CORPORATIONInventors: Arun Tiruvur, Sudeep Bhoja
-
Publication number: 20180131443Abstract: The present invention is directed to data communication. More specifically, embodiments of the present invention provide a transceiver that processes an incoming data stream and generates a recovered clock signal based on the incoming data stream. The transceiver includes a voltage gain amplifier that also performs equalization and provides a driving signal to track and hold circuits that hold the incoming data stream, which is stored by shift and holder buffer circuits. Analog to digital conversion is then performed on the buffer data by a plurality of ADC circuits. Various DSP functions are then performed over the converted data. The converted data are then encoded and transmitted in a PAM format. There are other embodiments as well.Type: ApplicationFiled: November 10, 2017Publication date: May 10, 2018Inventors: Karthik Gopalakrishnan, Jamal RIANI, Arun TIRUVUR
-
Patent number: 9847839Abstract: The present invention is directed to data communication. More specifically, embodiments of the present invention provide a transceiver that processes an incoming data stream and generates a recovered clock signal based on the incoming data stream. The transceiver includes a voltage gain amplifier that also performs equalization and provides a driving signal to track and hold circuits that hold the incoming data stream, which is stored by shift and holder buffer circuits. Analog to digital conversion is then performed on the buffer data by a plurality of ADC circuits. Various DSP functions are then performed over the converted data. The converted data are then encoded and transmitted in a PAM format. There are other embodiments as well.Type: GrantFiled: March 4, 2016Date of Patent: December 19, 2017Assignee: INPHI CORPORATIONInventors: Karthik Gopalakrishnan, Jamal Riani, Arun Tiruvur
-
Publication number: 20170257168Abstract: The present invention is directed to data communication. More specifically, embodiments of the present invention provide a transceiver that processes an incoming data stream and generates a recovered clock signal based on the incoming data stream. The transceiver includes a voltage gain amplifier that also performs equalization and provides a driving signal to track and hold circuits that hold the incoming data stream, which is stored by shift and holder buffer circuits. Analog to digital conversion is then performed on the buffer data by a plurality of ADC circuits. Various DSP functions are then performed over the converted data. The converted data are then encoded and transmitted in a PAM format. There are other embodiments as well.Type: ApplicationFiled: March 4, 2016Publication date: September 7, 2017Inventors: Karthik Gopalakrishnan, Jamal Riani, Arun Tiruvur
-
Publication number: 20170207933Abstract: The present invention is directed to data communication systems and methods. More specifically, embodiments of the present invention provide techniques for transceivers to quickly identify FEC mode used in data communication. A transmitting transceiver embeds FEC mode information in a designated field of an alignment marker. The receiving transceiver acknowledges the receipt of the FEC mode information and processes the incoming data accordingly. There are other embodiments as well.Type: ApplicationFiled: March 31, 2017Publication date: July 20, 2017Inventors: Arun TIRUVUR, Sudeep BHOJA