Patents by Inventor Bantval J. Baliga
Bantval J. Baliga has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 5637898Abstract: A power transistor having high breakdown voltage and low on-state resistance includes a vertical field effect transistor in a semiconductor substrate having a plurality of source, channel, drift and drain regions therein. A trench having a bottom in the drift region and opposing sidewalls which extend adjacent the drift, channel and source regions is also provided in the substrate, at a face thereof. The trench preferably includes an insulated gate electrode therein for modulating the conductivity of the channel and drift regions in response to the application of a turn-on gate bias. The insulated gate electrode includes an electrically conductive gate in the trench and an insulating region which lines a sidewall of the trench adjacent the channel and drift regions.Type: GrantFiled: December 22, 1995Date of Patent: June 10, 1997Assignee: North Carolina State UniversityInventor: Bantval J. Baliga
-
Patent number: 5635412Abstract: Voltage breakdown resistant monocrystalline silicon carbide semiconductor devices are obtained by forming an amorphous silicon carbide termination region in a monocrystalline silicon carbide substrate, at a face thereof, adjacent and surrounding a silicon carbide device. The amorphous termination region is preferably formed by implanting electrically inactive ions, such as argon, into the substrate face at sufficient energy and dose to amorphize the substrate face. The device contact or contacts act as an implantation mask to provide a self-aligned termination region for the device. The terminated devices may exhibit voltage breakdown resistance which approaches the ideal value for silicon carbide.Type: GrantFiled: June 6, 1995Date of Patent: June 3, 1997Assignee: North Carolina State UniversityInventors: Bantval J. Baliga, Dev Alok
-
Patent number: 5612567Abstract: A Schottky rectifier includes MOS-filled trenches and an anode electrode at a face of a semiconductor substrate and an optimally nonuniformly doped drift region therein which in combination provide high blocking voltage capability with low reverse-biased leakage current and low forward voltage drop. The nonuniformly doped drift region contains a concentration of first conductivity type dopants therein which increases monotonically in a direction away from a Schottky rectifying junction formed between the anode electrode and the drift region. A profile of the doping concentration in the drift region is preferably a linear or step graded profile with a concentration of less than about 5.times.10.sup.16 cm.sup.-3 (e.g., 1.times.10.sup.16 cm.sup.-3) at the Schottky rectifying junction and a concentration of about ten times greater (e.g., 3.times.10.sup.17 cm.sup.-3) at a junction between the drift region and a cathode region. The thickness of the insulating regions (e.g., SiO.sub.Type: GrantFiled: May 13, 1996Date of Patent: March 18, 1997Assignee: North Carolina State UniversityInventor: Bantval J. Baliga
-
Patent number: 5543637Abstract: A silicon carbide semiconductor device includes a silicon carbide substrate, an active layer in the substrate and a silicon carbide buried layer which provides a conduction barrier between the substrate and at least a portion of the active layer. The buried layer is preferably formed by implanting second conductivity type dopants into the substrate so that a P-N junction barrier is provided between the active layer and the substrate. The buried layer may also be formed by implanting electrically inactive ions into the substrate so that a relatively high resistance barrier is provided between the active layer and the substrate. The electrically inactive ions are preferably selected from the group consisting of argon, neon, carbon and silicon, although other ions which are electrically inactive in silicon carbide may be used.Type: GrantFiled: November 14, 1994Date of Patent: August 6, 1996Assignee: North Carolina State UniversityInventor: Bantval J. Baliga
-
Patent number: 5493134Abstract: A bidirectional semiconductor switching device includes a semiconductor substrate having first and second device terminals on opposite faces thereof, a thyristor in the substrate for providing regenerative conduction in a first direction, between the first device terminal and the second device terminal, and an insulated-gate bipolar junction transistor (IGBT) in the substrate for providing nonregenerative conduction in a second opposite direction, between the second device terminal and the first device terminal. In particular, the switching device includes first and second adjacent trenches therein at a face and respective first and second insulated-gate field effect transistors (IGFETs) in the trenches for providing gate-controlled turn-on and turn-off of the thyristor and the IGBT, by being electrically connected in series therewith.Type: GrantFiled: November 14, 1994Date of Patent: February 20, 1996Assignee: North Carolina State UniversityInventors: Manoj Mehrotra, Bantval J. Baliga
-
Patent number: 5459089Abstract: A high voltage silicon carbide MESFET includes an electric field equalizing region in a monocrystalline silicon carbide substrate at a face thereof, which extends between the drain and gate of the MESFET and between the source and gate of the MESFET. The region equalizes the electric field between the drain and gate and between the source and gate to thereby increase the breakdown voltage of the silicon carbide MESFET. The first and second electric field equalizing regions are preferably amorphous silicon carbide regions in the monocrystalline silicon carbide substrate. The amorphous regions are preferably formed by performing a shallow ion implantation of electrically inactive ions such as argon, using the source and drain electrodes and the metal gate as a mask, at a sufficient dose and energy to amorphize the substrate face. A third amorphous silicon carbide region may be formed at the face, adjacent and surrounding the MESFET to provide edge termination and isolation of the MESFET.Type: GrantFiled: December 13, 1994Date of Patent: October 17, 1995Assignee: North Carolina State UniversityInventor: Bantval J. Baliga
-
Patent number: 5449925Abstract: Voltage breakdown resistant monocrystalline silicon carbide semiconductor devices are obtained by forming an amorphous silicon carbide termination region in a monocrystalline silicon carbide substrate, at a face thereof, adjacent and surrounding a silicon carbide device. The amorphous termination region is preferably formed by implanting electrically inactive ions, such as argon, into the substrate face at sufficient energy and dose to amorphize the substrate face. The device contact or contacts act as an implantation mask to provide a self-aligned termination region for the device. The terminated devices may exhibit voltage breakdown resistance which approaches the ideal value for silicon carbide.Type: GrantFiled: May 4, 1994Date of Patent: September 12, 1995Assignee: North Carolina State UniversityInventors: Bantval J. Baliga, Dev Alok
-
Patent number: 5446310Abstract: An integrated circuit power device includes many cell blocks which are electrically connected in parallel, with each of the cell blocks including at least one cell such as MOSFET, electrically connected in parallel. External measurement access means such as test pads are electrically connected to each cell block, so that the cell blocks can be externally measured and a defective cell block can be identified. Externally activated disabling means such as fusible links are also provided, so that the fusible links connected to defective cell blocks can be opened. An operable integrated circuit power device is thereby obtained, notwithstanding a defective cell block. The fusible links are incapable of automatic activation in response to the defect in the cell block, but are externally opened upon detection of a defective cell block. By decoupling the defect measurement and cell disabling functions, low levels of leakage current may be specified for the power device.Type: GrantFiled: June 8, 1992Date of Patent: August 29, 1995Assignee: North Carolina State UniversityInventors: Bantval J. Baliga, Prasad Venkatraman
-
Patent number: 5436174Abstract: A trench is formed in a monocrystalline silicon carbide substrate by amorphizing a portion of the monocrystalline silicon carbide substrate to define an amorphous silicon carbide region therein. The amorphous silicon carbide region is then removed, to produce a trench in the monocrystalline silicon carbide substrate corresponding to the removed amorphous silicon carbide region. The substrate may be amorphized by implanting ions into a masked substrate so that the implanted ions convert the unmasked portions of the substrate into amorphous silicon carbide. The amorphous silicon carbide may be etched using at least one etchant which etches amorphous silicon carbide relatively quickly and etches monocrystalline silicon carbide relatively slowly, such as hydrofluoric acid and nitric acid. The amorphizing and removing steps may be repeatedly performed to form deep trenches.Type: GrantFiled: January 25, 1993Date of Patent: July 25, 1995Assignee: North Carolina State UniversityInventors: Bantval J. Baliga, Dev Alok
-
Patent number: 5412228Abstract: A semiconductor switching device having gate-controlled regenerative and non-regenerative conduction modes includes a P-N-P-N thyristor and a diverter region in a semiconductor substrate. Regenerative conduction can be initiated by electrically connecting the thyristor's cathode region and first base region in response to a first bias signal. Non-regenerative conduction can also be initiated by electrically connecting the thyristor's second base region to the diverter region in response to a second bias signal, after regenerative conduction has been initiated. Alternative, non-regenerative conduction can be initiated by electrically connecting the thyristor's second base region to the diverter region and then electrically connecting the thyristor's first base region to the cathode region.Type: GrantFiled: February 10, 1994Date of Patent: May 2, 1995Assignee: North Carolina State UniversityInventor: Bantval J. Baliga
-
Patent number: 5399883Abstract: A high voltage silicon carbide MESFET includes an electric field equalizing region in a monocrystalline silicon carbide substrate at a face thereof, which extends between the drain and gate of the MESFET and between the source and gate of the MESFET. The region equalizes the electric field between the drain and gate and between the source and gate to thereby increase the breakdown voltage of the silicon carbide MESFET. The first and second electric field equalizing regions are preferably amorphous silicon carbide regions in the monocrystalline silicon carbide substrate. The amorphous regions are preferably formed by performing a shallow ion implantation of electrically inactive ions such as argon, using the source and drain electrodes and the metal gate as a mask, at a sufficient dose and energy to amorphize the substrate face. A third amorphous silicon carbide region may be formed at the face, adjacent and surrounding the MESFET to provide edge termination and isolation of the MESFET.Type: GrantFiled: May 4, 1994Date of Patent: March 21, 1995Assignee: North Carolina State University at RaleighInventor: Bantval J. Baliga
-
Patent number: 5396087Abstract: A latch-up free insulated gate transistor includes an anode region electrically connected to an anode contact, a first base region on the anode region, a second base region on the first base region, connected to a cathode contact, an insulating region on the second base region and a field effect transistor on the insulating region, electrically connected between the cathode contact and the first base region. The field effect transistor provides an electrical connection between the first base region and the cathode contact in response to a turn-on bias signal. The insulating region prevents electrical conduction between the second base region and the field effect transistor and, in particular, suppresses minority carrier injection from the second base region to the source of the field effect transistor which is electrically connected to the cathode contact.Type: GrantFiled: December 14, 1992Date of Patent: March 7, 1995Assignee: North Carolina State UniversityInventor: Bantval J. Baliga
-
Patent number: 5396085Abstract: A silicon carbide switching device includes a three-terminal interconnected silicon MOSFET and silicon carbide MESFET (or JFET) in a composite substrate of silicon and silicon carbide. For three terminal operation, the gate electrode of the silicon carbide MESFET is electrically shorted to the source region of the silicon MOSFET, and the source region of the silicon carbide MESFET is electrically connected to the drain of the silicon MOSFET in the composite substrate. Accordingly, three-terminal control is provided by the source and gate electrode of the silicon MOSFET and the drain of the silicon carbide MESFET (or JFET). The switching device is designed to be normally-off and therefore blocks positive drain biases when the MOSFET gate electrode is shorted to the source electrode. At low drain biases, blocking is provided by the MOSFET, which has a nonconductive silicon active region. Higher drain biases are supported by the formation of a depletion region in the silicon carbide MESFET (or JFET).Type: GrantFiled: December 28, 1993Date of Patent: March 7, 1995Assignee: North Carolina State UniversityInventor: Bantval J. Baliga
-
Patent number: 5392187Abstract: An integrated circuit power device includes many cell blocks which are electrically connected in parallel, with each of the cell blocks including at least one cell such as a MOSFET, electrically connected in parallel. A transient responsive current limiting means, such as a resistor/capacitor circuit, is electrically connected to each cell block, so that the leakage current into defective cell blocks is maintained below a predetermined level without limiting the operating speed of the device. An operable integrated circuit power device is thereby obtained, notwithstanding a defective cell block. The circuit resistors are preferably formed using the same mask and material as the gate. The circuit capacitors and common gate electrode are preferably formed using the same mask and material as the source electrode. The use of common materials eliminates the need for extra fabrication steps.Type: GrantFiled: August 12, 1992Date of Patent: February 21, 1995Assignee: North Carolina State University at RaleighInventor: Bantval J. Baliga
-
Patent number: 5365102Abstract: A trench MOS Schottky barrier rectifier includes a semiconductor substrate having first and second faces, a cathode region of first conductivity type at the first face and a drift region of first conductivity type on the cathode region, extending to the second face. First and second trenches are formed in the drift region at the second face and define a mesa of first conductivity type therebetween. The mesa can be rectangular or circular in shape or of stripe geometry. Insulating regions are defined on the sidewalls of the trenches, adjacent the mesa, and an anode electrode is formed on the insulating regions, and on the top of the mesa at the second face. The anode electrode forms a Schottky rectifying contact with the mesa.Type: GrantFiled: July 6, 1993Date of Patent: November 15, 1994Assignee: North Carolina State UniversityInventors: Manoj Mehrotra, Bantval J. Baliga
-
Patent number: 5338945Abstract: A silicon carbide field effect transistor of the present invention includes a base and source region each formed by a series of amorphizing, implanting and recrystallizing steps. Moreover, the drain, base and source regions extend to a face of a monocrystalline silicon carbide substrate and the source and base regions comprise substantially monocrystalline silicon carbide formed from recrystallized amorphous silicon carbide, The source and base regions also have vertical sidewalls defining the p-n junction between the source/base and base/drain regions, respectively. The vertical orientation of the sidewalls arises from the respective implantation of electrically inactive ions into the substrate during the amorphizing steps for forming the base region in the drain and for forming the source region in the base region. The electrically inactive ions are selected from the group consisting of silicon, hydrogen, neon, helium, carbon and argon.Type: GrantFiled: February 15, 1994Date of Patent: August 16, 1994Assignee: North Carolina State University at RaleighInventors: Bantval J. Baliga, Mohit Bhatnagar
-
Patent number: 5322802Abstract: A silicon carbide field effect transfer of the present invention includes a base and source region each formed by a series of amorphizing, implanting and recrystallizing steps. Moreover, the drain, base and source regions extend to a face of a monocrystalline silicon carbide substrate and the source and base regions comprise substantially monocrystalline silicon carbide formed from recrystallized amorphous silicon carbide. The source and base regions also have vertical sidewalls defining the p-n junction between the source/base and base/drain regions, respectively. The vertical orientation of the sidewalls arises from the respective implantation of electrically inactive ions into the substrate during the amorphizing steps for forming the base region in the drain and for forming the source region in the base region. The electrically inactive ions are selected from the group consisting of silicon, hydrogen, neon, helium, carbon and argon.Type: GrantFiled: January 25, 1993Date of Patent: June 21, 1994Assignee: North Carolina State University at RaleighInventors: Bantval J. Baliga, Mohit Bhatnagar
-
Patent number: 5323040Abstract: A silicon carbide field effect device includes vertically stacked silicon carbide regions of first conductivity type, extending from a lowermost drain region to an uppermost source region. In between the drain and source regions, a drift region and a channel region are provided. The drift region extends adjacent the drain region and the channel region extends between the drift region and the source region. Control of majority carrier conduction between the source and drain regions is provided by a plurality of trenches, which extend through the source and channel region, and conductive gate electrodes therein. To provide high blocking voltage capability and low on-state resistance, the doping concentration in the drift region is selected to be greater than the doping concentration of the channel region but below the doping concentration of the drain and source regions.Type: GrantFiled: September 27, 1993Date of Patent: June 21, 1994Assignee: North Carolina State University at RaleighInventor: Bantval J. Baliga
-
Patent number: 5318915Abstract: A method for forming a p-n junction in silicon carbide includes the steps of amorphizing a portion of a monocrystalline silicon carbide substrate, implanting dopant ions into the amorphous portion of the substrate and then recrystallizing the amorphous portion to thereby form a substantially monocrystalline region including the dopant ions. In particular, the amorphizing step includes the steps of masking an area on the face of the monocrystalline silicon carbide substrate and then directing electrically inactive ions to the masked area so that an amorphous region in the substrate is formed. Accordingly, the amorphous region has sidewalls extending to the face that are substantially orthogonal to the bottom edge of the amorphous region. Once the amorphized region is defined, electrically active dopant ions are implanted into the amorphous region. The dopant ions are then diffused into the amorphous region and become uniformly distributed.Type: GrantFiled: January 25, 1993Date of Patent: June 7, 1994Assignee: North Carolina State University at RaleighInventors: Bantval J. Baliga, Dev Alok, Mohit Bhatnagar
-
Patent number: 5319222Abstract: An emitter switched thyristor structure providing on-state current saturation capability is disclosed herein. The thyristor structure includes anode and cathode electrodes, and a remote electrode connected to the cathode electrode. A multi-layer body of semiconductor material has a first surface and includes regenerative and non-regenerative portions each operatively coupled between the anode and cathode electrodes. The regenerative portion includes adjacent first, second, third and fourth regions of alternating conductivity type arranged respectively in series, wherein the remote electrode is in electrical contact with the second region and the anode electrode is in electrical contact with the fourth region. The emitter-switched thyristor is turned on by applying an enabling voltage to an insulated gate electrode disposed adjacent the first surface such that a conductive channel is created in the non-regenerative portion via modulation of the conductivity therein.Type: GrantFiled: April 29, 1992Date of Patent: June 7, 1994Assignee: North Carolina State UniversityInventors: Mallikarjunaswamy S. Shekar, Bantval J. Baliga