Patents by Inventor Byung-Yoon Kim
Byung-Yoon Kim has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240127627Abstract: Disclosed herein is an apparatus and method for detecting an emotional change through facial expression analysis. The apparatus for detecting an emotional change through facial expression analysis includes a memory having at least one program recorded thereon, and a processor configured to execute the program, wherein the program includes a camera image acquisition unit configured to acquire a moving image including at least one person, a preprocessing unit configured to extract a face image of a user from the moving image and preprocess the extracted face image, a facial expression analysis unit configured to extract a facial expression vector from the face image of the user and cumulatively store the facial expression vector, and an emotional change analysis unit configured to detect a temporal location of a sudden emotional change by analyzing an emotion signal extracted based on cumulatively stored facial expression vector values.Type: ApplicationFiled: October 11, 2023Publication date: April 18, 2024Inventors: Byung-Ok HAN, Ho-Won KIM, Jang-Hee YOO, Cheol-Hwan YOO, Jae-Yoon JANG
-
Publication number: 20240079474Abstract: Apparatus and methods are disclosed, including transistors, semiconductor devices and systems. Example semiconductor devices and methods include transistors formed from a plurality of semiconductor fins, and using a number of conductive lines passing through trenches between the fins to serve as a gate for the transistor.Type: ApplicationFiled: September 6, 2022Publication date: March 7, 2024Inventors: Kyuseok Lee, Sangmin Hwang, Byung Yoon Kim
-
Publication number: 20240067224Abstract: A vehicle parking method in a smart parking system is provided. The vehicle parking method includes measuring, by parked vehicles, inter-vehicle distance values by using sensors embedded therein, receiving, by a parking target vehicle, the inter-vehicle distance values from the parked vehicles by using vehicle-to-vehicle (V2V) communication, selecting one distance value from among the inter-vehicle distance values, and determining the selected distance value as a parking space, transmitting, by the parking target vehicle, a movement request message to two parked vehicles configuring the parking space by using the V2V communication, moving, by the two parked vehicles, based on the movement request message and extending the parking space to an available parking space, and performing, by the parking target vehicle, an automatic parking process for parking in the available parking space.Type: ApplicationFiled: August 24, 2023Publication date: February 29, 2024Applicant: ELECTRONICS AND TELECOMMUNICATIONS RESEARCH INSTITUTEInventors: Cheonin OH, Daesub YOON, Kyong Ho KIM, Sung Woong SHIN, Giyoung LEE, Byung Bog LEE, Ahyun LEE
-
Patent number: 11903183Abstract: Systems, methods, and apparatus including conductive line contact regions having multiple multi-direction conductive lines and staircase conductive line contact structures for semiconductor devices. One memory device comprises arrays of vertically stacked memory cells, having multiple multi-direction conductive lines arrays of vertically stacked memory cells, including a vertical stack of layers formed from repeating iterations of a group of layers, the group of layers comprising: a first dielectric material layer, a semiconductor material layer, and a second dielectric material layer, the second dielectric material layer having a conductive line formed in a horizontal plane therein, and the vertical stack of layers having multiple multi-direction conductive lines in an interconnection region with a first portion of the interconnection region formed in an array region and a second portion formed in a conductive line contact region that is spaced from the array region.Type: GrantFiled: October 1, 2020Date of Patent: February 13, 2024Assignee: Micron Technology, Inc.Inventors: Byung Yoon Kim, Sheng Wei Yang, Si-Woo Lee, Mark Zaleski
-
Patent number: 11869803Abstract: Systems, methods, and apparatus are provided for single crystalline silicon stack formation and bonding to a complimentary metal oxide semiconductor (CMOS) wafer for formation of vertical three dimensional (3D) memory. An example method for forming arrays of vertically stacked layers for formation of memory cells includes providing a silicon substrate, forming a layer of single crystal silicon germanium onto a surface of the substrate, epitaxially growing the silicon germanium to form a thicker silicon germanium layer, forming a layer of single crystal silicon onto a surface of the silicon germanium, epitaxially growing the silicon germanium to form a thicker silicon layer, and forming, in repeating iterations, layers of silicon germanium and silicon to form a vertical stack of alternating silicon and silicon germanium layers.Type: GrantFiled: May 20, 2022Date of Patent: January 9, 2024Assignee: Micron Technology, Inc.Inventors: Si-Woo Lee, Byung Yoon Kim
-
Patent number: 11791260Abstract: Devices, systems, and methods for forming twisted conductive lines are described herein. One method includes: forming a first row and a second row of a first number of vertical conductive line contacts, the vertical contacts in each row are arrayed in a first horizontal direction and the first row is spaced from the second row in a second horizontal direction; forming a number of conductive lines with curved portions, each conductive line making contact with alternating conductive line contacts of the first and second rows of the first number of vertical conductive line contacts; and forming a second number of conductive lines with one or more curved portions, each conductive line making contact with the remaining ones of the conductive line contacts of the first and second rows of the first number of vertical conductive line contacts that have not been contacted by the first number of conductive lines.Type: GrantFiled: February 2, 2021Date of Patent: October 17, 2023Assignee: Micron Technology, Inc.Inventors: Byung Yoon Kim, Sangmin Hwang, Kyuseok Lee
-
Publication number: 20230328966Abstract: Apparatus and methods are disclosed, including memory devices and systems. Example memory devices, systems and methods include an array of memory cells and a transistor located on a periphery of the array of memory cells. A number of data lines are shown coupled to memory cells in the array, wherein the number of data lines extend over a first metal gate of a transistor in the periphery of the array, where the number of data lines are formed from a second metal, and form a direct interface with the first metal gate.Type: ApplicationFiled: April 11, 2022Publication date: October 12, 2023Inventors: Hyucksoo Yang, Jongpyo KIM, Byung Yoon KIM
-
Publication number: 20230240067Abstract: Embodiments herein relate to vertical contacts for semiconductor devices. For instance, a memory device having vertical contacts can comprise a substrate including circuitry components, a vertical stack of layers formed from repeating iterations of a group of layers disposed on the substrate, the group of layers comprising a first dielectric material layer, a semiconductor material layer, and a second dielectric material layer including horizontal conductive lines formed along a horizontal plane in the second dielectric material layer, and vertical contacts coupled to the horizontal conductive lines, the vertical contacts extending along a vertical plane within the vertical stack of layers to directly electrically couple the horizontal conductive lines to the circuitry components.Type: ApplicationFiled: April 5, 2023Publication date: July 27, 2023Inventors: Byung Yoon Kim, Sangmin Hwang, Kyuseok Lee
-
Patent number: 11696432Abstract: Systems, methods, and apparatus including multi-direction conductive lines and staircase contacts for semiconductor devices. One memory device includes an array of vertically stacked memory cells, the array including: a vertical stack of horizontally oriented conductive lines, each conductive line comprising: a first portion extending in a first horizontal direction; and a second portion extending in a second horizontal direction at an angle to the first horizontal direction.Type: GrantFiled: October 1, 2020Date of Patent: July 4, 2023Assignee: Micron Technology, Inc.Inventors: Si-Woo Lee, Byung Yoon Kim, Kyuseok Lee, Sangmin Hwang, Mark Zaleski
-
Publication number: 20230141716Abstract: Fin field effect transistors (FinFETs) having various different thicknesses of gate oxides and related apparatuses, methods, and computing systems are disclosed. An apparatus includes first FinFETs, second FinFETs, and third FinFETs. The first FinFETs include a first gate oxide material, a second gate oxide material, and a third gate oxide material. The second FinFETs include the second gate oxide material and the third gate oxide material. The third FinFETs include the third gate oxide material. A method includes forming the first gate oxide material on first fins, second fins, and third fins; removing the first gate oxide material from the second fins and the third fins; forming a second gate oxide material over the first fins, the second fins, and the third fins; and removing the second gate oxide material from the third fins.Type: ApplicationFiled: November 5, 2021Publication date: May 11, 2023Inventors: Hyuck Soo Yang, Byung Yoon Kim, Yong Mo Yang, Shivani Srivastava
-
Publication number: 20230135653Abstract: An apparatus includes a substrate and a memory cell array disposed on the substrate. The apparatus also includes a logic cell disposed on the substrate in a peripheral region adjacent the memory cell array. The apparatus further includes a trench isolation region disposed in the substrate in the peripheral region. The trench isolation region either separates a first active area of the logic cell from a second active area of the logic cell or separates the logic cell from an adjacent logic cell. The logic cell includes a connection line that is buried within the trench isolation region. The connection line can be formed as an extension of a buried word line in the memory cell array region during a same fabrication process that forms the corresponding buried word line. By extending the buried word line into the peripheral region, the buried connection line can be formed without additional processing.Type: ApplicationFiled: October 28, 2021Publication date: May 4, 2023Inventors: Kyuseok Lee, Sangmin Hwang, Byung Yoon Kim
-
Patent number: 11631681Abstract: Embodiments herein relate to vertical contacts for semiconductor devices. For instance, a memory device having vertical contacts can comprise a substrate including circuitry components, a vertical stack of layers formed from repeating iterations of a group of layers disposed on the substrate, the group of layers comprising a first dielectric material layer, a semiconductor material layer, and a second dielectric material layer including horizontal conductive lines formed along a horizontal plane in the second dielectric material layer, and vertical contacts coupled to the horizontal conductive lines, the vertical contacts extending along a vertical plane within the vertical stack of layers to directly electrically couple the horizontal conductive lines to the circuitry components.Type: GrantFiled: March 2, 2021Date of Patent: April 18, 2023Assignee: Micron Technology, Inc.Inventors: Byung Yoon Kim, Sangmin Hwang, Kyuseok Lee
-
Publication number: 20220285365Abstract: Embodiments herein relate to vertical contacts for semiconductor devices. For instance, a memory device having vertical contacts can comprise a substrate including circuitry components, a vertical stack of layers formed from repeating iterations of a group of layers disposed on the substrate, the group of layers comprising a first dielectric material layer, a semiconductor material layer, and a second dielectric material layer including horizontal conductive lines formed along a horizontal plane in the second dielectric material layer, and vertical contacts coupled to the horizontal conductive lines, the vertical contacts extending along a vertical plane within the vertical stack of layers to directly electrically couple the horizontal conductive lines to the circuitry components.Type: ApplicationFiled: March 2, 2021Publication date: September 8, 2022Inventors: Byung Yoon Kim, Sangmin Hwang, Kyuseok Lee
-
Publication number: 20220277987Abstract: Systems, methods, and apparatus are provided for single crystalline silicon stack formation and bonding to a complimentary metal oxide semiconductor (CMOS) wafer for formation of vertical three dimensional (3D) memory. An example method for forming arrays of vertically stacked layers for formation of memory cells includes providing a silicon substrate, forming a layer of single crystal silicon germanium onto a surface of the substrate, epitaxially growing the silicon germanium to form a thicker silicon germanium layer, forming a layer of single crystal silicon onto a surface of the silicon germanium, epitaxially growing the silicon germanium to form a thicker silicon layer, and forming, in repeating iterations, layers of silicon germanium and silicon to form a vertical stack of alternating silicon and silicon germanium layers.Type: ApplicationFiled: May 20, 2022Publication date: September 1, 2022Inventors: Si-Woo Lee, Byung Yoon Kim
-
Publication number: 20220246525Abstract: Devices, systems, and methods for forming twisted conductive lines are described herein. One method includes: forming a first row and a second row of a first number of vertical conductive line contacts, the vertical contacts in each row are arrayed in a first horizontal direction and the first row is spaced from the second row in a second horizontal direction; forming a number of conductive lines with curved portions, each conductive line making contact with alternating conductive line contacts of the first and second rows of the first number of vertical conductive line contacts; and forming a second number of conductive lines with one or more curved portions, each conductive line making contact with the remaining ones of the conductive line contacts of the first and second rows of the first number of vertical conductive line contacts that have not been contacted by the first number of conductive lines.Type: ApplicationFiled: February 2, 2021Publication date: August 4, 2022Inventors: Byung Yoon Kim, Sangmin Hwang, Kyuseok Lee
-
Patent number: 11342218Abstract: Systems, methods, and apparatus are provided for single crystalline silicon stack formation and bonding to a complimentary metal oxide semiconductor (CMOS) wafer for formation of vertical three dimensional (3D) memory. An example method for forming arrays of vertically stacked layers for formation of memory cells includes providing a silicon substrate, forming a layer of single crystal silicon germanium onto a surface of the substrate, epitaxially growing the silicon germanium to form a thicker silicon germanium layer, forming a layer of single crystal silicon onto a surface of the silicon germanium, epitaxially growing the silicon germanium to form a thicker silicon layer, and forming, in repeating iterations, layers of silicon germanium and silicon to form a vertical stack of alternating silicon and silicon germanium layers.Type: GrantFiled: November 2, 2020Date of Patent: May 24, 2022Assignee: Micron Technology, Inc.Inventors: Si-Woo Lee, Byung Yoon Kim
-
Publication number: 20220139767Abstract: Systems, methods, and apparatus are provided for single crystalline silicon stack formation and bonding to a complimentary metal oxide semiconductor (CMOS) wafer for formation of vertical three dimensional (3D) memory. An example method for forming arrays of vertically stacked layers for formation of memory cells includes providing a silicon substrate, forming a layer of single crystal silicon germanium onto a surface of the substrate, epitaxially growing the silicon germanium to form a thicker silicon germanium layer, forming a layer of single crystal silicon onto a surface of the silicon germanium, epitaxially growing the silicon germanium to form a thicker silicon layer, and forming, in repeating iterations, layers of silicon germanium and silicon to form a vertical stack of alternating silicon and silicon germanium layers.Type: ApplicationFiled: November 2, 2020Publication date: May 5, 2022Inventors: Si-Woo Lee, Byung Yoon Kim
-
Publication number: 20220108987Abstract: Systems, methods, and apparatus including multi-direction conductive lines and staircase contacts for semiconductor devices. One memory device includes an array of vertically stacked memory cells, the array including: a vertical stack of horizontally oriented conductive lines, each conductive line comprising: a first portion extending in a first horizontal direction; and a second portion extending in a second horizontal direction at an angle to the first horizontal direction.Type: ApplicationFiled: October 1, 2020Publication date: April 7, 2022Inventors: Si-Woo Lee, Byung Yoon Kim, Kyuseok Lee, Sangmin Hwang, Mark Zaleski
-
Publication number: 20220108988Abstract: Systems, methods, and apparatus including conductive line contact regions having multiple multi-direction conductive lines and staircase conductive line contact structures for semiconductor devices. One memory device comprises arrays of vertically stacked memory cells, having multiple multi-direction conductive lines arrays of vertically stacked memory cells, including a vertical stack of layers formed from repeating iterations of a group of layers, the group of layers comprising: a first dielectric material layer, a semiconductor material layer, and a second dielectric material layer, the second dielectric material layer having a conductive line formed in a horizontal plane therein, and the vertical stack of layers having multiple multi-direction conductive lines in an interconnection region with a first portion of the interconnection region formed in an array region and a second portion formed in a conductive line contact region that is spaced from the array region.Type: ApplicationFiled: October 1, 2020Publication date: April 7, 2022Inventors: Byung Yoon Kim, Sheng Wei Yang, Si-Woo Lee, Mark Zaleski
-
Patent number: 11152375Abstract: Methods, apparatuses, and systems related to patterning a material over a sense line contact are described. An example method includes forming a sense line contact pattern at an angle to a sense line direction over semiconductor structures on a substrate, wherein the angle to the sense line direction is formed along a path between a sense line contact in a first sense line column and a sense line contact in a second sense line column. The example method further includes removing a portion of a mask material corresponding to the sense line contact pattern to form sense line contacts.Type: GrantFiled: January 28, 2019Date of Patent: October 19, 2021Assignee: Micron Technology, Inc.Inventor: Byung Yoon Kim