Abstract: A method for managing from a remote terminal a virtual machine, which represents one of a plurality of virtual machines implemented on a hardware platform that is communicably coupled to the remote terminal via a computer network, is provided. Each virtual machine is associated with a MAC address of a plurality of MAC addresses associated with the hardware platform. The method includes receiving, using a network interface card (NIC) associated with the hardware platform, from the remote terminal a management packet, which represents a data packet having at least a first MAC address and an action (e.g., wake up or shut-down) for the virtual machine. The management packet is forwarded to a NIC manager, which ascertains whether the first MAC address matches one of the plurality of MAC addresses associated with the hardware platform. If a match is identified, the action for the virtual machine is performed.

Abstract: A control unit is assigned to each microprocessor of a multiprocessor (MP) system. Each control unit is in communication with its associated microprocessor and the system bus. Each control unit comprises a register set having bit registers and word registers. Messages can be sent to one or more of the microprocessors concurrently via a select function. Specifically, a data byte is bit sliced or bit masked so that the select register associated with one or more processors is activated. The bit registers which are activated, enable associated word registers for subsequent accesses. Consequently, one or more processors may be accessed concurrently. Moreover, bit pause registers are utilized so as to simultaneously pause one or more processors. Finally, bit identification registers may be read by any processor to determine the location of the processor.

Abstract: A redirector in either software or hardware can is used to distribute global interrupts among all processors of a multiprocessor (MP) system, which may have multiple architecturally-isolated buses. When redirecting interrupts using software, a default processor receives all interrupts and redirects them to destination processors. When redirecting interrupts using hardware, a discrete redirector in hardware forwards all interrupts to particular processors based on a routing, or look-up, table. Another implementation incorporates interrupt snooping with either software or hardware interrupt redirection where interrupt response is critical for I/O cards.

Abstract: A memory property tagging apparatus is interfaced with one or more caches which are associated with one or more microprocessors of a multiprocessor system having shared memory and a bus network. The apparatus masks off any snoop cycles on the bus network if data corresponding to an address is exclusive to its associated microprocessor(s). The apparatus can specify to its associated one or more caches whether data is cacheable or not. The apparatus can specify to its associated one or more caches whether data is to be treated as write-through or write-back. Finally, the apparatus can translate preselected memory addresses on the bus network into input/output (IO) addresses.