Patents by Inventor Charles K. Snodgrass
Charles K. Snodgrass has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 7707473Abstract: Embodiments herein may enable an algorithmic pattern generator (APG) to present iterative values of one or more operational parameters to a device under test (DUT). At each iteration, one or more test patterns may be presented to the DUT. The APG may capture test results from a set of iterations of the operational parameters. The APG may also write values associated with a next operational parameter to be iterated to a test parameter configuration space within the device tester.Type: GrantFiled: August 2, 2006Date of Patent: April 27, 2010Assignee: Micron Technology, Inc.Inventors: Paul A. LaBerge, Jeffrey J. Rooney, Charles K. Snodgrass
-
Publication number: 20080052585Abstract: Embodiments herein may enable an algorithmic pattern generator (APG) to present iterative values of one or more operational parameters to a device under test (DUT). At each iteration, one or more test patterns may be presented to the DUT. The APG may capture test results from a set of iterations of the operational parameters. The APG may also write values associated with a next operational parameter to be iterated to a test parameter configuration space within the device tester.Type: ApplicationFiled: August 2, 2006Publication date: February 28, 2008Inventors: Paul A. LaBerge, Jeffrey J. Rooney, Charles K. Snodgrass
-
Patent number: 6968448Abstract: A pattern generator includes an address generator, an address topology generator, and a data topology generator. The address generator is adapted to provide a first address having a plurality of address bits. The address topology generator includes a first plurality of programmable logic gates. Each programmable logic gate of the first plurality is coupled to receive at least a subset of the plurality of address bits. The first plurality of programmable logic gates generate a second address having a plurality of modified address bits. The data topology generator is adapted to receive at least a subset of the plurality of modified address bits and generate write data based on the subset of modified address bits. A method for generating a pattern includes generating a first address having a plurality of address bits. A second address having a plurality of modified address bits is generated. The second address is a programmable combination of subsets of the address bits.Type: GrantFiled: July 24, 2001Date of Patent: November 22, 2005Assignee: Micron Technology, Inc.Inventors: Charles K. Snodgrass, Bruce A. Dickey
-
Patent number: 6799289Abstract: A system allowing testing a plurality of integrated circuits mounted on a common substrate is described. The testing system includes a failure processor mounted on the substrate. The substrate has a first signal port adapted to be coupled to a testing device. The failure processor has a second signal port coupled to the first signal port and a plurality of test ports corresponding in number to the number of integrated circuits mounted on the substrate that are to be tested. Each of the test ports may be coupled to a respective one of the integrated circuits. The failure processor is constructed to apply stimulus signals to each of the integrated circuits and to record response signals generated by each of the integrated circuits in response to the stimulus signals provided to the integrated circuits. The failure processor is further constructed to provide report data based on the response signals and to couple the report data from the second signal port to the first signal port.Type: GrantFiled: February 10, 2003Date of Patent: September 28, 2004Assignee: Micron Technology, Inc.Inventors: Robert L. Totorica, Charles K. Snodgrass
-
Patent number: 6754861Abstract: Signal alignment circuitry aligns (i.e., deskews) test signals from a massively parallel tester. A timing portion of each signal is received by a rising edge delay element, a falling edge delay element, and a transition detector, all in parallel. The delay of the rising edge and falling edge delay elements is independently controlled by control circuitry. The outputs of the rising edge and falling edge delay elements are muxed together, and the output of the mux is selected in response to rising edge and falling edge transitions detected by the transition detector. The output of the mux is provided to pulse generating circuitry, which generates a pulse at each edge for use in clocking a data portion of each signal into a DQ flip-flop. The output of this DQ flip-flop is then latched in to another DQ flip-flop by a reference clock.Type: GrantFiled: June 6, 2002Date of Patent: June 22, 2004Assignee: Micron Technology, Inc.Inventors: David A. Reichle, Charles K. Snodgrass, Charles S. Alexander, Fremont S. Smith
-
Publication number: 20030126526Abstract: A system allowing testing a plurality of integrated circuits mounted on a common substrate is described. The testing system includes a failure processor mounted on the substrate. The substrate has a first signal port adapted to be coupled to a testing device. The failure processor has a second signal port coupled to the first signal port and a plurality of test ports corresponding in number to the number of integrated circuits mounted on the substrate that are to be tested. Each of the test ports may be coupled to a respective one of the integrated circuits. The failure processor is constructed to apply stimulus signals to each of the integrated circuits and to record response signals generated by each of the integrated circuits in response to the stimulus signals provided to the integrated circuits. The failure processor is further constructed to provide report data based on the response signals and to couple the report data from the second signal port to the first signal port.Type: ApplicationFiled: February 10, 2003Publication date: July 3, 2003Inventors: Robert L. Totorica, Charles K. Snodgrass
-
Patent number: 6581172Abstract: A system allowing testing a plurality of integrated circuits mounted on a common substrate is described. The testing system includes a failure processor mounted on the substrate. The substrate has a first signal port adapted to be coupled to a testing device. The failure processor has a second signal port coupled to the first signal port and a plurality of test ports corresponding in number to the number of integrated circuits mounted on the substrate that are to be tested. Each of the test ports may be coupled to a respective one of the integrated circuits. The failure processor is constructed to apply stimulus signals to each of the integrated circuits and to record response signals generated by each of the integrated circuits in response to the stimulus signals provided to the integrated circuits. The failure processor is further constructed to provide report data based on the response signals and to couple the report data from the second signal port to the first signal port.Type: GrantFiled: January 16, 2001Date of Patent: June 17, 2003Assignee: Micron Technology, Inc.Inventors: Robert L. Totorica, Charles K. Snodgrass
-
Publication number: 20020152437Abstract: Signal alignment circuitry aligns (i.e., deskews) test signals from a massively parallel tester. A timing portion of each signal is received by a rising edge delay element, a falling edge delay element, and a transition detector, all in parallel. The delay of the rising edge and falling edge delay elements is independently controlled by control circuitry. The outputs of the rising edge and falling edge delay elements are muxed together, and the output of the mux is selected in response to rising edge and falling edge transitions detected by the transition detector. The output of the mux is provided to pulse generating circuitry, which generates a pulse at each edge for use in clocking a data portion of each signal into a DQ flip-flop. The output of this DQ flip-flop is then latched in to another DQ flip-flop by a reference clock.Type: ApplicationFiled: June 6, 2002Publication date: October 17, 2002Inventors: David A. Reichle, Charles K. Snodgrass, Charles S. Alexander, Fremont S. Smith
-
Patent number: 6430725Abstract: Signal alignment circuitry aligns (i e., deskews) test signals from a massively parallel tester. A timing portion of each signal is received by a rising edge delay element, a falling edge delay element, and a transition detector, all in parallel. The delay of the rising edge and falling edge delay elements is independently controlled by control circuitry. The outputs of the rising edge and falling edge delay elements are muxed together, and the output of the mux is selected in response to rising edge and falling edge transitions detected by the transition detector. The output of the mux is provided to pulse generating circuitry, which generates a pulse at each edge for use in clocking a data portion of each signal into a DQ flip-flop. The output of this DQ flip-flop is then latched in to another DQ flip-flop by a reference clock.Type: GrantFiled: June 22, 2000Date of Patent: August 6, 2002Assignee: Micron Technology, Inc.Inventors: David A. Reichle, Charles K. Snodgrass, Charles S. Alexander, Fremont S. Smith
-
Publication number: 20010054141Abstract: A pattern generator includes an address generator, an address topology generator, and a data topology generator. The address generator is adapted to provide a first address having a plurality of address bits. The address topology generator includes a first plurality of programmable logic gates. Each programmable logic gate of the first plurality is coupled to receive at least a subset of the plurality of address bits. The first plurality of programmable logic gates generate a second address having a plurality of modified address bits. The data topology generator is adapted to receive at least a subset of the plurality of modified address bits and generate write data based on the subset of modified address bits. A method for generating a pattern includes generating a first address having a plurality of address bits. A second address having a plurality of modified address bits is generated. The second address is a programmable combination of subsets of the address bits.Type: ApplicationFiled: July 24, 2001Publication date: December 20, 2001Applicant: Micron Technology, Inc.Inventors: Charles K. Snodgrass, Bruce A. Dickey
-
Patent number: 6321356Abstract: A pattern generator includes an address generator, an address topology generator, and a data topology generator. The address generator is adapted to provide a first address having a plurality of address bits. The address topology generator includes a first plurality of programmable logic gates. Each programmable logic gate of the first plurality is coupled to receive at least a subset of the plurality of address bits. The first plurality of programmable logic gates generate a second address having a plurality of modified address bits. The data topology generator is adapted to receive at least a subset of the plurality of modified address bits and generate write data based on the subset of modified address bits. A method for generating a pattern includes generating a first address having a plurality of address bits. A second address having a plurality of modified address bits is generated. The second address is a programmable combination of subsets of the address bits.Type: GrantFiled: May 18, 1999Date of Patent: November 20, 2001Assignee: Micron Technology, Inc.Inventors: Charles K. Snodgrass, Bruce A. Dickey
-
Publication number: 20010005896Abstract: A system allowing testing a plurality of integrated circuits mounted on a common substrate is described. The testing system includes a failure processor mounted on the substrate. The substrate has a first signal port adapted to be coupled to a testing device. The failure processor has a second signal port coupled to the first signal port and a plurality of test ports corresponding in number to the number of integrated circuits mounted on the substrate that are to be tested. Each of the test ports may be coupled to a respective one of the integrated circuits. The failure processor is constructed to apply stimulus signals to each of the integrated circuits and to record response signals generated by each of the integrated circuits in response to the stimulus signals provided to the integrated circuits. The failure processor is further constructed to provide report data based on the response signals and to couple the report data from the second signal port to the first signal port.Type: ApplicationFiled: January 16, 2001Publication date: June 28, 2001Inventors: Robert L. Totorica, Charles K. Snodgrass
-
Patent number: 6192495Abstract: A system allowing testing a plurality of integrated circuits mounted on a common substrate is described. The testing system includes a failure processor mounted on the substrate. The substrate has a first signal port adapted to be coupled to a testing device. The failure processor has a second signal port coupled to the first signal port and a plurality of test ports corresponding in number to the number of integrated circuits mounted on the substrate that are to be tested. Each of the test ports may be coupled to a respective one of the integrated circuits. The failure processor is constructed to apply stimulus signals to each of the integrated circuits and to record response signals generated by each of the integrated circuits in response to the stimulus signals provided to the integrated circuits. The failure processor is further constructed to provide report data based on the response signals and to couple the report data from the second signal port to the first signal port.Type: GrantFiled: July 10, 1998Date of Patent: February 20, 2001Assignee: Micron Technology, Inc.Inventors: Robert L. Totorica, Charles K. Snodgrass
-
Patent number: 6158030Abstract: Signal alignment circuitry aligns (i.e., deskews) test signals from a massively parallel tester. A timing portion of each signal is received by a rising edge delay element, a falling edge delay element, and a transition detector, all in parallel. The delay of the rising edge and falling edge delay elements is independently controlled by control circuitry. The outputs of the rising edge and falling edge delay elements are muxed together, and the output of the flux is selected in response to rising edge and falling edge transitions detected by the transition detector. The output of the mux is provided to pulse generating circuitry, which generates a pulse at each edge for use in clocking a data portion of each signal into a DQ flip-flop. The output of this DQ flip-flop is then latched in to another DQ flip-flop by a reference clock.Type: GrantFiled: August 21, 1998Date of Patent: December 5, 2000Assignee: Micron Technology, Inc.Inventors: David A. Reichle, Charles K. Snodgrass, Charles S. Alexander, Fremont S. Smith
-
Patent number: 6101375Abstract: A method for reducing the dynamic range required of an automatic gain control (AGC) circuit in a remote transceiver in 2-way communication between local and remote transceivers. By repeatedly transmitting a signal with successively increasing power from one transceiver until a response is received from the other transceiver, the dynamic range and hence complexity of the receiving circuit may be greatly reduced. The operating power of the remote transmitter can then be adjusted according to the level used by the local transmitter, thereby promoting the efficent use of the remote's power supply.Type: GrantFiled: July 7, 1998Date of Patent: August 8, 2000Assignee: Micron Technology, Inc.Inventors: John R. Tuttle, Charles K. Snodgrass
-
Patent number: 6061509Abstract: The present invention provides for a method and an apparatus for routing electrical signals. The method includes accessing a plurality of electrical circuits. The apparatus includes a supervisory circuit capable of delivering two access signals from a group of first, second, third, and fourth access signals, wherein the supervisory circuit is capable of delivering one of the first and third access signals, and one of the second and fourth access signals. A plurality of electrical circuits is organized into first and second rows. A first portion of the plurality of electrical circuits in the first and second rows, is coupled to a first access signal line. A second portion of the plurality of electrical circuits in the first and second rows is coupled to a second access signal line. The first and second portions of the plurality of electrical circuits in said first row are coupled to a third access signal.Type: GrantFiled: June 19, 1998Date of Patent: May 9, 2000Assignee: Micron Technology, Inc.Inventors: Charles K. Snodgrass, Robert L. Totorica, David A. Reichle, Charles S. Alexander
-
Patent number: 6005373Abstract: A method and system that uses an anticipatory signal to pre-adjust the output of the power supply to compensate for an upcoming load change, thereby minimizing the voltage deviation at the load. A control circuit, such as a processor, controlling the system generates an anticipatory signal indicating an upcoming change in the load that is input to the power supply. The power supply, in response to the signal from the processor, adjusts the output of the power supply accordingly to compensate for the upcoming load change. When the system performs the operation that results in the load change, the power supply output has already been adjusted accordingly and the deviation of the load voltage caused by the change in the load is minimized.Type: GrantFiled: October 27, 1998Date of Patent: December 21, 1999Assignee: Micron Technology, Inc.Inventors: Charles K. Snodgrass, Robert L. Totorica
-
Patent number: 5841770Abstract: One or more interrogating commander stations and an unknown plurality of responding responder stations coordinate use of a common communication medium. Each commander station and each responder station is equipped to broadcast messages and to check for error in received messages. When more than one station attempts to broadcast simultaneously, an erroneous message is received and communication is interrupted. To establish uninterrupted communication, a commander station broadcasts a command causing each responder station of a potentially large first number of responder stations to each select a random number from a known range and retain it as its arbitration number. After receipt of such a command, each addressed responder station transmits a response message containing its arbitration number. Zero, one, or several responses may occur simultaneously.Type: GrantFiled: October 7, 1996Date of Patent: November 24, 1998Assignee: Micron Technology, Inc.Inventors: Charles K. Snodgrass, David H. Allen, John R. Tuttle, Robert R. Rotzoll, George E. Pax
-
Patent number: 5778309Abstract: A method for reducing the dynamic range required of a receiver circuit in a remote transceiver in 2-way communication between local and remote transceivers. By repeatedly transmitting a signal with successively increasing power from one transceiver until a response is received from the other transceiver, the dynamic range and hence complexity of the receiving circuit may be greatly reduced. The operating power of the remote transmitter can then be adjusted according to the level used by the local transmitter, thereby promoting the efficent use of the remote's power supply.Type: GrantFiled: October 7, 1996Date of Patent: July 7, 1998Assignee: Micron Technology, Inc.Inventors: John R. Tuttle, Charles K. Snodgrass
-
Patent number: 5627544Abstract: A protocol is used to coordinate the use of a common communication medium by one or more interrogating commander stations and an unknown plurality of responding responder stations. Each commander station and each responder station is equipped to broadcast messages and to check for error in received messages. When more than one station attempts to broadcast simultaneously, an erroneous message is received and communication is interrupted. To establish uninterrupted communication, a commander station broadcasts a command causing each responder station of a potentially large first number of responder stations to each select a random number from a known range and retain it as its arbitration number. After receipt of such a command, each addressed responder station transmits a response message containing its arbitration number. Zero, one, or several responses may occur simultaneously.Type: GrantFiled: March 18, 1996Date of Patent: May 6, 1997Assignee: Micron Technology, Inc.Inventors: Charles K. Snodgrass, David H. Allen, John R. Tuttle, Robert R. Rotzoll, George E. Pax