Patents by Inventor Chia-Jung Hsu
Chia-Jung Hsu has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20220093411Abstract: A method for fabricating a high-voltage (HV) transistor is provided. The method includes providing a substrate, having a first isolation structure and a second isolation structure in the substrate and a recess in the substrate between the first and second isolation structures. Further, a hydrogen annealing process is performed over the recess. A sacrificial dielectric layer is formed on the recess. The sacrificial dielectric layer is removed, wherein a portion of the first and second isolation structures is also removed. A gate oxide layer is formed in the recess between the first and second isolation structures after the hydrogen annealing process.Type: ApplicationFiled: September 23, 2020Publication date: March 24, 2022Applicant: United Microelectronics Corp.Inventors: Chia-Jung Hsu, Chun Yu Chen, Chin-Hung Chen, Chun-Ya Chiu, Chih-Kai Hsu, Ssu-I Fu, Yu-Hsiang Lin
-
Publication number: 20220093741Abstract: A structure of semiconductor device is provided, including a substrate. First and second trench isolations are disposed in the substrate. A height of a portion of the substrate is between a top and a bottom of the first and second trench isolations. A gate insulation layer is disposed on the portion of the substrate between the first and second trench isolations. A first germanium (Ge) doped layer region is disposed in the portion of the substrate just under the gate insulation layer. A second Ge doped layer region is in the portion of the substrate, overlapping with the first Ge doped layer region to form a Ge gradient from high to low along a depth direction under the gate insulation layer. A fluorine (F) doped layer region is in the portion of the substrate, lower than and overlapping with the first germanium doped layer region.Type: ApplicationFiled: October 27, 2021Publication date: March 24, 2022Applicant: United Microelectronics Corp.Inventors: Chia-Jung Hsu, Chin-Hung Chen, Chun-Ya Chiu, Chih-Kai Hsu, Ssu-I Fu, Tsai-Yu Wen, Shi You Liu, Yu-Hsiang Lin
-
Publication number: 20220093798Abstract: The disclosure discloses a structure of high-voltage (HV) transistor which includes a substrate. An epitaxial doped structure with a first conductive type is formed in the substrate, wherein a top portion of the epitaxial doped structure includes a top undoped epitaxial layer. A gate structure is disposed on the substrate and at least overlapping with the top undoped epitaxial layer. A source/drain (S/D) region with a second conductive type is formed in the epitaxial doped structure at a side of the gate structure. The first conductive type is different from the second conductive type.Type: ApplicationFiled: October 16, 2020Publication date: March 24, 2022Applicant: United Microelectronics Corp.Inventors: Chun-Ya Chiu, Chih-Kai Hsu, Chin-Hung Chen, Chia-Jung Hsu, Ssu-I Fu, Yu-Hsiang Lin
-
Publication number: 20220093412Abstract: Provided are compositions and methods for selectively etching hard mask layers and/or photoresist etch residues relative to low-k dielectric layers that are present. More specifically, the present invention relates to a composition and process for selectively etching titanium nitride and/or photoresist etch residues relative to low-k dielectric layers. Other materials that may be present on the microelectronic device should not be substantially removed or corroded by said compositions.Type: ApplicationFiled: September 21, 2021Publication date: March 24, 2022Inventor: Chia-Jung HSU
-
Publication number: 20220093742Abstract: A method for fabricating of semiconductor device is provided, including providing a substrate. A first trench isolation and a second trench isolation are formed in the substrate. A portion of the substrate is etched to have a height between a top and a bottom of the first and second trench isolations. A germanium (Ge) doped layer region is formed in the portion of the substrate. A fluorine (F) doped layer region is formed in the portion of the substrate, lower than and overlapping with the germanium doped layer region. An oxidation process is performed on the portion of the substrate to form a gate oxide layer between the first and second trench isolations.Type: ApplicationFiled: October 27, 2021Publication date: March 24, 2022Applicant: United Microelectronics Corp.Inventors: Chia-Jung Hsu, Chin-Hung Chen, Chun-Ya Chiu, Chih-Kai Hsu, Ssu-I Fu, Tsai-Yu Wen, Shi You Liu, Yu-Hsiang Lin
-
Patent number: 11282844Abstract: An erasable programmable non-volatile memory includes a first select transistor, a first floating gate transistor, a second select transistor and a second floating gate transistor. A select gate and a first source/drain terminal of the first select transistor receive a first select gate voltage and a first source line voltage, respectively. A first source/drain terminal and a second source/drain terminal of the first floating gate transistor are connected with a second source/drain terminal of the first select transistor and a first bit line voltage, respectively. A select gate and a first source/drain terminal of the second select transistor receive a second select gate voltage and a second source line voltage, respectively. A first source/drain terminal and a second source/drain terminal of the second floating gate transistor are connected with the second source/drain terminal of the second select transistor and a second bit line voltage, respectively.Type: GrantFiled: February 21, 2019Date of Patent: March 22, 2022Assignee: EMEMORY TECHNOLOGY INC.Inventors: Chia-Jung Hsu, Wein-Town Sun
-
Publication number: 20220085039Abstract: A memory structure including a substrate, a gate structure, a charge storage layer, and a first control gate is provided. The substrate has a fin portion. A portion of the gate structure is disposed on the fin portion. The gate structure and the fin portion are electrically insulated from each other. The charge storage layer is coupled the gate structure. The charge storage layer and the gate structure are electrically insulated from each other. The first control gate is coupled to the charge storage layer. The first control gate and the charge storage layer are electrically insulated from each other.Type: ApplicationFiled: August 12, 2021Publication date: March 17, 2022Applicant: eMemory Technology Inc.Inventors: Chia-Jung Hsu, Woan-Yun Hsiao, Wein-Town Sun
-
Publication number: 20220085210Abstract: A semiconductor device includes a semiconductor substrate, a recess, a first gate oxide layer, and a gate structure. The semiconductor substrate includes a first region and a second region adjacent to the first region. The recess is disposed in the first region of the semiconductor substrate, and an edge of the recess is located at an interface between the first region and the second region. At least a part of the first gate oxide layer is disposed in the recess. The first gate oxide layer includes a hump portion disposed adjacent to the edge of the recess, and a height of the hump portion is less than a depth of the recess. The gate structure is disposed on the first region and the second region of the semiconductor substrate, and the gate structure overlaps the hump portion of the first gate oxide layer in a vertical direction.Type: ApplicationFiled: October 12, 2020Publication date: March 17, 2022Inventors: Chang-Po Hsiung, Ching-Chung Yang, Shan-Shi Huang, Shin-Hung Li, Nien-Chung Li, Wen-Fang Lee, Chiu-Te Lee, Chih-Kai Hsu, Chun-Ya Chiu, Chin-Hung Chen, Chia-Jung Hsu, Ssu-I Fu, Yu-Hsiang Lin
-
Publication number: 20220052064Abstract: A memory device includes a first well, a second well, a first active area, a second active area, a third active area, a first poly layer and a second poly layer. The first well is of a first conductivity type. The second well is of a second conductivity type different from the first conductivity type. The first active area is of the second conductivity type and is formed on the first well. The second active area is of the first conductivity type and is formed on the first well and between the first active area and the second well. The third active area is of the first conductivity type and is formed on the second well. The first poly layer is formed above the first well and the second well. The second poly layer is formed above the first well.Type: ApplicationFiled: August 4, 2021Publication date: February 17, 2022Applicant: eMemory Technology Inc.Inventors: Chia-Jung Hsu, Wein-Town Sun
-
Publication number: 20220034722Abstract: A black body radiation device is provided, which can be used as a benchmark heat source for “thermal imager” temperature detection device. The black body radiation device includes: a heat source module comprising a heater and a temperature equalizing plate, wherein the temperature equalizing plate contacts the heater; a temperature control module connected to the heater to control the heater, thereby keeping the temperature equalizing plate at a predetermined temperature; and a housing configured to accommodate the heat source module and the temperature control module, the housing having an opening, wherein the opening is configured to expose the temperature equalizing plate.Type: ApplicationFiled: October 29, 2020Publication date: February 3, 2022Inventors: Hsiang-Pin LU, Chia-Chia HUANG, Chao-Chou YUEH, Chia-Jung HSU
-
Publication number: 20220005957Abstract: A manufacturing method of a semiconductor device includes the following steps. An opening is formed penetrating a dielectric layer on a semiconductor substrate. A stacked structure is formed on the dielectric layer. The stacked structure includes a first semiconductor layer partly formed in the opening and partly formed on the dielectric layer, a sacrificial layer formed on the first semiconductor layer, and a second semiconductor layer formed on the sacrificial layer. A patterning process is performed for forming a fin-shaped structure including the first semiconductor layer, the sacrificial layer, and the second semiconductor layer. An etching process is performed to remove the sacrificial layer in the fin-shaped structure. The first semiconductor layer in the fin-shaped structure is etched to become a first semiconductor wire by the etching process. The second semiconductor layer in the fin-shaped structure is etched to become a second semiconductor wire by the etching process.Type: ApplicationFiled: September 15, 2021Publication date: January 6, 2022Applicant: UNITED MICROELECTRONICS CORP.Inventors: Chin-Hung Chen, Ssu-I Fu, Chih-Kai Hsu, Chun-Ya Chiu, Chia-Jung Hsu, Yu-Hsiang Lin
-
Publication number: 20210391010Abstract: A memory device includes a well, a poly layer, a dielectric layer, an alignment layer and an active area. The poly layer is formed above the well. The dielectric layer is formed above the poly layer. The alignment layer is formed on the dielectric layer, used to receive an alignment layer voltage and substantially aligned with the dielectric layer in a projection direction. The active area is formed on the well. The dielectric layer is thicker than the alignment layer. A first overlap area of the poly layer and the active area is smaller than a second overlap area of the poly layer and the dielectric layer excluding the first overlap area.Type: ApplicationFiled: April 8, 2021Publication date: December 16, 2021Inventors: Chia-Jung Hsu, Wei-Ren Chen, Wein-Town Sun
-
Publication number: 20210391434Abstract: A memory cell of a memory cell array includes a well region, a first doped region, a second doped region, a first gate structure, and a storage structure. The first doped region and the second doped region are formed in the well region. The first gate structure is formed over a first surface between the first doped region and the second doped region. The storage structure is formed over a second surface and the second surface is between the first surface and the second doped region. The storage structure is covered on a portion of the first gate structure, the second surface and an isolation structure.Type: ApplicationFiled: February 9, 2021Publication date: December 16, 2021Inventors: Chia-Jung HSU, Wein-Town SUN
-
Patent number: 11195918Abstract: A structure of semiconductor device is provided, including a substrate. A first trench isolation and a second trench isolation are disposed in the substrate. A height of a portion of the substrate is between a top and a bottom of the first and second trench isolations. A gate insulation layer is disposed on the portion of the substrate between the first and second trench isolations. A germanium (Ge) doped layer region is disposed in the portion of the substrate just under the gate insulation layer. A fluorine (F) doped layer region is in the portion of the substrate, lower than and overlapping with the germanium doped layer region.Type: GrantFiled: September 18, 2020Date of Patent: December 7, 2021Assignee: UNITED MICROELECTRONICS CORP.Inventors: Chia-Jung Hsu, Chin-Hung Chen, Chun-Ya Chiu, Chih-Kai Hsu, Ssu-I Fu, Tsai-Yu Wen, Shi You Liu, Yu-Hsiang Lin
-
Patent number: 11193043Abstract: A CMP slurry composition which provides for a high Ge- or SiGe-to-dielectric material selectivity a low rate of Ge or SiGe recess formation includes an oxidant and a germanium removal rate enhancer including at least one of a methylpyridine compound and a methylpyridine derivative compound. In some examples, the slurry composition also includes an etching inhibitor. In some cases, the slurry composition may include an abrasive, a surfactant, an organic complexant, a chelating agent, an organic or inorganic acid, an organic or inorganic base, a corrosion inhibitor, or a buffer. The slurry composition may be distributed onto a surface of a polishing pad disposed on a platen that is configured to rotate. Additionally, a workpiece carrier configured to house a substrate may bring the substrate into contact with the rotating polishing pad and thereby polish the substrate utilizing the slurry composition.Type: GrantFiled: June 11, 2018Date of Patent: December 7, 2021Assignees: Taiwan Semiconductor Manufacturing Company, Ltd., Uwiz Technology Co., Ltd.Inventors: Chia-Jung Hsu, Yun-Lung Ho, Neng-Kuo Chen, Song-Yuan Chang, Teng-Chun Tsai
-
Publication number: 20210366953Abstract: A semiconductor arrangement is provided. The semiconductor arrangement includes a first component in a substrate. The semiconductor arrangement includes a gap fill layer. A first portion of the gap fill layer overlies the first component. The first portion of the gap fill layer has a tapered sidewall. A first portion of the substrate separates the first portion of the gap fill layer from the first component.Type: ApplicationFiled: May 21, 2020Publication date: November 25, 2021Inventors: Chia Jung HSU, Chia-Yu Wei, Kuo-Cheng Lee, Chen Ying-Hao
-
Publication number: 20210356997Abstract: A notebook computer includes an upper part, a lower part, a delay linkage module, and a hinge portion connected to the lower part and the upper part. The delay linkage module includes a delay linking rod, a linkage member, a guide rod and a connecting shaft. The linkage member is fixedly connected to the hinge portion, and pivotally connected to the delay linking rod. The guide rod is pivotally connected to a second display screen and a fixing base of the lower part. The connecting shaft is connected to the guide rod, and slidably located in an elongated through hole of the delay linking rod. when a first display screen of the upper part is rotated away from the lower part, the hinge portion pulls the delay linkage module to rotate the second display screen being lifted up from the lower part.Type: ApplicationFiled: September 22, 2020Publication date: November 18, 2021Applicant: Quanta Computer Inc.Inventors: Chia-Jung Hsu, Shen-Pu Hsieh
-
Patent number: 11175705Abstract: A notebook computer includes an upper part, a lower part, a delay linkage module, and a hinge portion connected to the lower part and the upper part. The delay linkage module includes a delay linking rod, a linkage member, a guide rod and a connecting shaft. The linkage member is fixedly connected to the hinge portion, and pivotally connected to the delay linking rod. The guide rod is pivotally connected to a second display screen and a fixing base of the lower part. The connecting shaft is connected to the guide rod, and slidably located in an elongated through hole of the delay linking rod. when a first display screen of the upper part is rotated away from the lower part, the hinge portion pulls the delay linkage module to rotate the second display screen being lifted up from the lower part.Type: GrantFiled: September 22, 2020Date of Patent: November 16, 2021Assignee: Quanta Computer Inc.Inventors: Chia-Jung Hsu, Shen-Pu Hsieh
-
Patent number: 11152515Abstract: A manufacturing method of a semiconductor device includes the following steps. An opening is formed penetrating a dielectric layer on a semiconductor substrate. A stacked structure is formed on the dielectric layer. The stacked structure includes a first semiconductor layer partly formed in the opening and partly formed on the dielectric layer, a sacrificial layer formed on the first semiconductor layer, and a second semiconductor layer formed on the sacrificial layer. A patterning process is performed for forming a fin-shaped structure including the first semiconductor layer, the sacrificial layer, and the second semiconductor layer. An etching process is performed to remove the sacrificial layer in the fin-shaped structure. The first semiconductor layer in the fin-shaped structure is etched to become a first semiconductor wire by the etching process. The second semiconductor layer in the fin-shaped structure is etched to become a second semiconductor wire by the etching process.Type: GrantFiled: September 16, 2019Date of Patent: October 19, 2021Assignee: UNITED MICROELECTRONICS CORP.Inventors: Chin-Hung Chen, Ssu-I Fu, Chih-Kai Hsu, Chun-Ya Chiu, Chia-Jung Hsu, Yu-Hsiang Lin
-
Patent number: 11152219Abstract: A method of selectively removing aluminium oxide or nitride material from a microelectronic substrate, the method comprising contacting the material with an aqueous etching composition comprising: an etchant comprising a source of fluoride; and a metal corrosion inhibitor; wherein the composition has a pH in the range of from 3 to 8. Aqueous etching compositions and uses are also described.Type: GrantFiled: June 17, 2019Date of Patent: October 19, 2021Assignee: Entegris, Inc.Inventors: Chieh Ju Wang, Hsing-Chen Wu, Chia-Jung Hsu