Patents by Inventor Chien Sen Weng
Chien Sen Weng has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 8173465Abstract: A method for fabricating a light emitting diode chip is provided. In the method, a half-tone mask process, a gray-tone mask process or a multi-tone mask process is applied and combined with a lift-off process to further reduce process steps of the light emitting diode chip. In the present invention, some components may also be simultaneously formed by an identical process to reduce the process steps of the light emitting diode chip. Consequently, the fabricating method of the light emitting diode provided in the present invention reduces the cost and time for the fabrication of the light emitting diode.Type: GrantFiled: March 11, 2011Date of Patent: May 8, 2012Assignee: Lextar Electronics Corp.Inventors: Kuo-Lung Fang, Chien-Sen Weng, Chih-Wei Chao
-
Patent number: 8173468Abstract: A method for fabricating a light emitting diode chip is provided. In the method, a half-tone mask process, a gray-tone mask process or a multi-tone mask process is applied and combined with a lift-off process to further reduce process steps of the light emitting diode chip. In the present invention, some components may also be simultaneously formed by an identical process to reduce the process steps of the light emitting diode chip. Consequently, the fabricating method of the light emitting diode provided in the present invention reduces the cost and time for the fabrication of the light emitting diode.Type: GrantFiled: March 11, 2011Date of Patent: May 8, 2012Assignee: Lextar Electronics Corp.Inventors: Kuo-Lung Fang, Chien-Sen Weng, Chih-Wei Chao
-
Patent number: 8143090Abstract: A method of fabricating a photo sensor includes the following steps. First, a substrate is provided, having a conductive layer, a buffer dielectric layer, a patterned semiconductor layer, a dielectric layer, and a planarization layer disposed thereon from bottom to top, wherein the patterned semiconductor layer comprises a first doped region, an intrinsic region, and a second doped region disposed in order. Then, the planarization layer is patterned to form an opening in the planarization layer to expose a portion of the dielectric layer, wherein the opening is positioned on the intrinsic region and portions of the first and the second doped regions. Thereafter, at least a patterned transparent conductive layer is formed in the opening, covering the boundary of the intrinsic region and the first doped region and the boundary of the intrinsic region and the second doped region.Type: GrantFiled: March 10, 2011Date of Patent: March 27, 2012Assignee: AU Optronics Corp.Inventors: Chien-Sen Weng, Chih-Wei Chao, Chrong-Jung Lin, Ya-Chin King
-
Patent number: 8101440Abstract: A method for fabricating a light emitting diode chip is provided. Firstly, a semiconductor device layer is formed on a substrate. Afterwards, a current spreading layer is formed on a portion of the semiconductor device layer. Then, a current blocking layer and a passivation layer are formed on a portion of the semiconductor device layer not covered by the current spreading layer. Finally, a first electrode is formed on the current blocking layer and the current spreading layer. Moreover, a second electrode is formed on the semiconductor device layer.Type: GrantFiled: August 30, 2011Date of Patent: January 24, 2012Assignee: Lextar Electronics Corp.Inventors: Kuo-Lung Fang, Chien-Sen Weng, Chih-Wei Chao
-
Publication number: 20110318855Abstract: A method for fabricating a light emitting diode chip is provided. Firstly, a semiconductor device layer is formed on a substrate. Afterwards, a current spreading layer is formed on a portion of the semiconductor device layer. Then, a current blocking layer and a passivation layer are formed on a portion of the semiconductor device layer not covered by the current spreading layer. Finally, a first electrode is formed on the current blocking layer and the current spreading layer. Moreover, a second electrode is formed on the semiconductor device layer.Type: ApplicationFiled: August 30, 2011Publication date: December 29, 2011Applicant: LEXTAR ELECTRONICS CORP.Inventors: Kuo-Lung Fang, Chien-Sen Weng, Chih-Wei Chao
-
Publication number: 20110318858Abstract: A method for fabricating a light emitting diode chip is provided. Firstly, a semiconductor device layer is formed on a substrate. Afterwards, a current spreading layer is formed on a portion of the semiconductor device layer. Then, a current blocking layer and a passivation layer are formed on a portion of the semiconductor device layer not covered by the current spreading layer. Finally, a first electrode is formed on the current blocking layer and the current spreading layer. Moreover, a second electrode is formed on the semiconductor device layer.Type: ApplicationFiled: August 30, 2011Publication date: December 29, 2011Applicant: LEXTAR ELECTRONICS CORP.Inventors: Kuo-Lung Fang, Chien-Sen Weng, Chih-Wei Chao
-
Patent number: 8063464Abstract: A photo detector is disclosed. The photo detector has a substrate, a semiconductor layer disposed on the substrate, an insulating layer covered on the semiconductor layer, an interlayer dielectric layer covered on the insulating layer, and two electrodes formed on a portion of the interlayer dielectric layer. The semiconductor layer has a first doping region, a second doping region, and an intrinsic region located between the first doping region and the second doping region. The interlayer dielectric layer has at least three holes to expose a portion of the insulating layer, a portion of the first doping region, and the second doping region. The electrodes are connected to the first doping region and the second doping region through two of the holes.Type: GrantFiled: August 17, 2009Date of Patent: November 22, 2011Assignee: AU Optronics Corp.Inventors: Chien-Sen Weng, Yi-Wei Chen, Chih-Wei Chao, Kun-Chih Lin
-
Patent number: 8043873Abstract: A method for fabricating a light emitting diode chip is provided. Firstly, a semiconductor device layer is formed on a substrate. Afterwards, a current spreading layer is formed on a portion of the semiconductor device layer. Then, a current blocking layer and a passivation layer are formed on a portion of the semiconductor device layer not covered by the current spreading layer. Finally, a first electrode is formed on the current blocking layer and the current spreading layer. Moreover, a second electrode is formed on the semiconductor device layer.Type: GrantFiled: March 4, 2009Date of Patent: October 25, 2011Assignee: Lextar Electronics Corp.Inventors: Kuo-Lung Fang, Chien-Sen Weng, Chih-Wei Chao
-
Publication number: 20110241064Abstract: A LED chip including a substrate, a semiconductor device layer, a current blocking layer, a current spread layer, a first electrode and a second electrode is provided. The semiconductor device layer is disposed on the substrate. The current blocking layer is disposed on a part of the semiconductor device layer and includes a current blocking segment and a current distribution adjusting segment. The current spread layer is disposed on a part of the semiconductor device layer and covers the current blocking layer. The first electrode is disposed on the current spread layer, wherein a part of the current blocking segment is overlapped with the first electrode. Contours of the current blocking segment and the first electrode are similar figures. Contour of the first electrode and is within contour of the current blocking segment. The current distribution adjusting segment is not overlapped with the first electrode.Type: ApplicationFiled: June 14, 2011Publication date: October 6, 2011Applicant: LEXTAR ELECTRONICS CORP.Inventors: Kuo-Lung Fang, Chien-Sen Weng, Chih-Wei Chao
-
Patent number: 8008686Abstract: An LED chip includes a substrate, a semiconductor device layer, a wall structure, and a number of electrodes. The semiconductor device layer is disposed on the substrate and includes a first-type doped semiconductor layer disposed on the substrate, an active layer disposed on a portion of the first-type doped semiconductor layer, and a second-type doped semiconductor layer disposed on the active layer and having a first top surface. The wall structure is disposed on the first-type doped semiconductor layer that is not covered by the active layer and surrounds the active layer. Besides, the wall structure has a second top surface higher than the first top surface of the second-type doped semiconductor layer. Additionally, the electrodes are disposed on and electrically connected with the first-type doped semiconductor layer and the second-type doped semiconductor layer.Type: GrantFiled: September 5, 2008Date of Patent: August 30, 2011Assignee: Lextar Electronics Corp.Inventors: Kuo-Lung Fang, Chien-Sen Weng, Chih-Wei Chao
-
Patent number: 7989819Abstract: A LED chip including a substrate, a semiconductor device layer, a current blocking layer, a current spread layer, a first electrode and a second electrode is provided. The semiconductor device layer is disposed on the substrate. The current blocking layer is disposed on a part of the semiconductor device layer and includes a current blocking segment and a current distribution adjusting segment. The current spread layer is disposed on a part of the semiconductor device layer and covers the current blocking layer. The first electrode is disposed on the current spread layer, wherein a part of the current blocking segment is overlapped with the first electrode. Contours of the current blocking segment and the first electrode are similar figures. Contour of the first electrode and is within contour of the current blocking segment. The current distribution adjusting segment is not overlapped with the first electrode.Type: GrantFiled: March 4, 2009Date of Patent: August 2, 2011Assignee: Lextar Electronics Corp.Inventors: Kuo-Lung Fang, Chien-Sen Weng, Chih-Wei Chao
-
Publication number: 20110165727Abstract: A method of fabricating a photo sensor includes the following steps. First, a substrate is provided, having a conductive layer, a buffer dielectric layer, a patterned semiconductor layer, a dielectric layer, and a planarization layer disposed thereon from bottom to top, wherein the patterned semiconductor layer comprises a first doped region, an intrinsic region, and a second doped region disposed in order. Then, the planarization layer is patterned to form an opening in the planarization layer to expose a portion of the dielectric layer, wherein the opening is positioned on the intrinsic region and portions of the first and the second doped regions. Thereafter, at least a patterned transparent conductive layer is formed in the opening, covering the boundary of the intrinsic region and the first doped region and the boundary of the intrinsic region and the second doped region.Type: ApplicationFiled: March 10, 2011Publication date: July 7, 2011Inventors: Chien-Sen Weng, Chih-Wei Chao, Chrong-Jung Lin, Ya-Chin King
-
Publication number: 20110165706Abstract: A method for fabricating a light emitting diode chip is provided. In the method, a half-tone mask process, a gray-tone mask process or a multi-tone mask process is applied and combined with a lift-off process to further reduce process steps of the light emitting diode chip. In the present invention, some components may also be simultaneously formed by an identical process to reduce the process steps of the light emitting diode chip. Consequently, the fabricating method of the light emitting diode provided in the present invention reduces the cost and time for the fabrication of the light emitting diode.Type: ApplicationFiled: March 11, 2011Publication date: July 7, 2011Applicant: LEXTAR ELECTRONICS CORP.Inventors: Kuo-Lung Fang, Chien-Sen Weng, Chih-Wei Chao
-
Publication number: 20110165705Abstract: A method for fabricating a light emitting diode chip is provided. In the method, a half-tone mask process, a gray-tone mask process or a multi-tone mask process is applied and combined with a lift-off process to further reduce process steps of the light emitting diode chip. In the present invention, some components may also be simultaneously formed by an identical process to reduce the process steps of the light emitting diode chip. Consequently, the fabricating method of the light emitting diode provided in the present invention reduces the cost and time for the fabrication of the light emitting diode.Type: ApplicationFiled: March 11, 2011Publication date: July 7, 2011Applicant: LEXTAR ELECTRONICS CORP.Inventors: Kuo-Lung Fang, Chien-Sen Weng, Chih-Wei Chao
-
Publication number: 20110164195Abstract: A display device includes a first substrate, a heating layer formed on the first substrate, an insulating layer having a first opening formed on the heating layer, at least one switching device, two contact pads formed on the insulating layer, and respectively electrically connected to the scan line and the data line, a capacitor, a passivation layer covering the switching device and the capacitor, and a pixel electrode formed on the passivation layer and electrically connected to the drain of the switching device. The source of the switching device is connected to the data line. The passivation layer has a plurality of second openings exposing the contact pads.Type: ApplicationFiled: March 18, 2011Publication date: July 7, 2011Inventors: Mao-Yi Chang, Chia-Tien Peng, Chih-Wei Chao, Chien-Sen Weng, Chao-Shun Liao
-
Publication number: 20110159613Abstract: A method for fabricating a light emitting diode chip is provided. In the method, a half-tone mask process, a gray-tone mask process or a multi-tone mask process is applied and combined with a lift-off process to further reduce process steps of the light emitting diode chip. In the present invention, some components may also be simultaneously formed by an identical process to reduce the process steps of the light emitting diode chip. Consequently, the fabricating method of the light emitting diode provided in the present invention reduces the cost and time for the fabrication of the light emitting diode.Type: ApplicationFiled: March 11, 2011Publication date: June 30, 2011Applicant: LEXTAR ELECTRONICS CORP.Inventors: Kuo-Lung Fang, Chien-Sen Weng, Chih-Wei Chao
-
Publication number: 20110159623Abstract: A method for fabricating a light emitting diode chip is provided. In the method, a half-tone mask process, a gray-tone mask process or a multi-tone mask process is applied and combined with a lift-off process to further reduce process steps of the light emitting diode chip. In the present invention, some components may also be simultaneously formed by an identical process to reduce the process steps of the light emitting diode chip. Consequently, the fabricating method of the light emitting diode provided in the present invention reduces the cost and time for the fabrication of the light emitting diode.Type: ApplicationFiled: March 11, 2011Publication date: June 30, 2011Applicant: LEXTAR ELECTRONICS CORP.Inventors: Kuo-Lung Fang, Chien-Sen Weng, Chih-Wei Chao
-
Publication number: 20110159614Abstract: A method for fabricating a light emitting diode chip is provided. In the method, a half-tone mask process, a gray-tone mask process or a multi-tone mask process is applied and combined with a lift-off process to further reduce process steps of the light emitting diode chip. In the present invention, some components may also be simultaneously formed by an identical process to reduce the process steps of the light emitting diode chip. Consequently, the fabricating method of the light emitting diode provided in the present invention reduces the cost and time for the fabrication of the light emitting diode.Type: ApplicationFiled: March 11, 2011Publication date: June 30, 2011Applicant: LEXTAR ELECTRONICS CORP.Inventors: Kuo-Lung Fang, Chien-Sen Weng, Chih-Wei Chao
-
Publication number: 20110159612Abstract: A method for fabricating a light emitting diode chip is provided. In the method, a half-tone mask process, a gray-tone mask process or a multi-tone mask process is applied and combined with a lift-off process to further reduce process steps of the light emitting diode chip. In the present invention, some components may also be simultaneously formed by an identical process to reduce the process steps of the light emitting diode chip. Consequently, the fabricating method of the light emitting diode provided in the present invention reduces the cost and time for the fabrication of the light emitting diode.Type: ApplicationFiled: March 11, 2011Publication date: June 30, 2011Applicant: LEXTAR ELECTRONICS CORP.Inventors: Kuo-Lung Fang, Chien-Sen Weng, Chih-Wei Chao
-
Patent number: 7952159Abstract: A photo sensor includes a patterned shielding conductive layer disposed on a transparent substrate, and a buffer dielectric layer, a patterned semiconductor layer, and a dielectric layer disposed on the patterned shielding layer in order. The patterned semiconductor layer includes an intrinsic region, a first doped region, and a second doped region, wherein the first and second doped regions are positioned at two sides of the intrinsic region separately. A patterned transparent conductive layer is disposed on the dielectric layer and covers the boundary of the intrinsic region and the first doped region and the boundary of the intrinsic region and the second doped region. The patterned transparent conductive layer is electrically connected to the patterned shielding conductive layer.Type: GrantFiled: October 21, 2008Date of Patent: May 31, 2011Assignee: AU Optronics Corp.Inventors: Chien-Sen Weng, Chih-Wei Chao, Chrong-Jung Lin, Ya-Chin King