Patents by Inventor Christopher B. Kocon

Christopher B. Kocon has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).

  • Publication number: 20030071320
    Abstract: An LDMOS device is made on a semiconductor substrate 112. It has an N+ source and drain regions 120, 132 are formed within a P well region 122. An interlevel dielectric layer 140 encapsulates biased charge control electrodes 142a and they control the electric field within the area of the drift region 14 between P-base 122 and the N drain region 132 to increase the reverse breakdown voltage of the device. This permits the user to more heavily dope the drift region and achieve a lower on resistance.
    Type: Application
    Filed: August 27, 2002
    Publication date: April 17, 2003
    Inventor: Christopher B. Kocon
  • Publication number: 20030011027
    Abstract: An MOS power device a substrate comprises an upper layer having an upper surface and an underlying drain region, a well region of a first conductance type disposed in the upper layer over the drain region, and a plurality of spaced apart buried gates, each of which comprises a trench that extends from the upper surface of the upper layer through the well region into the drain region. Each trench comprises an insulating material lining its surface, a conductive material filling its lower portion to a selected level substantially below the upper surface of the upper layer, and an insulating material substantially filling the remainder of the trench. A plurality of highly doped source regions of a second conductance type are disposed in the upper layer adjacent the upper portion of each trench, each source region extending from the upper surface to a depth in the upper layer selected to provide overlap between the source regions and the conductive material in the trenches.
    Type: Application
    Filed: July 16, 2002
    Publication date: January 16, 2003
    Inventors: Jun Zeng, Gary M. Dolny, Christopher B. Kocon, Linda S. Brush
  • Publication number: 20020175412
    Abstract: A trench MOS-gated device comprises a doped monocrystalline semiconductor substrate that includes an upper layer and is of a first conduction type. An extended trench in the substrate in the upper layer comprises two segments having differing widths relative to one another: a bottom segment of lesser width filled with a dielectric material, and an upper segment of greater width lined with a dielectric material and substantially filled with a conductive material, the filled upper segment of the trench forming a gate region. An extended doped zone of a second opposite conduction type extends from an upper surface into the upper layer of the substrate only on one side of the trench, and a doped well region of the second conduction type overlying a drain zone of the first conduction type is disposed in the upper layer on the opposite side of the trench. The drain zone is substantially insulated from the extended zone by the dielectric-filled bottom segment of the trench.
    Type: Application
    Filed: June 19, 2002
    Publication date: November 28, 2002
    Inventors: Christopher B. Kocon, Thomas E. Grebs, Joseph L. Cumbo, Rodney S. Ridley
  • Publication number: 20020175383
    Abstract: An improved MOS-gated power device 300 with a substrate 101 having an upper layer 101a of doped monocrystalline silicon of a first conduction type that includes a doped well region 107 of a second conduction type. The substrate further includes at least one heavily doped source region 111 of the first conduction type disposed in a well region 107 at an upper surface of the upper layer, a gate region 106 having a conductive material 105 electrically insulated from the source region by a dielectric material, a patterned interlevel dielectric layer 112 on the upper surface overlying the gate and source regions 114, and a heavily doped drain region of the first conduction type 115. The improvement includes body regions 301 containing heavily doped polysilicon of the second conduction type disposed in a well region 107 at the upper surface of the monocrystalline substrate.
    Type: Application
    Filed: January 10, 2001
    Publication date: November 28, 2002
    Applicant: Fairchild Semiconductor Corporation
    Inventors: Christopher B. Kocon, Rodney S. Ridley, Thomas E. Grebs
  • Patent number: 6445035
    Abstract: An MOS power device a substrate comprises an upper layer having an upper surface and an underlying drain region, a well region of a first conductance type disposed in the upper layer over the drain region, and a plurality of spaced apart buried gates, each of which comprises a trench that extends from the upper surface of the upper layer through the well region into the drain region. Each trench comprises an insulating material lining its surface, a conductive material filling its lower portion to a selected level substantially below the upper surface of the upper layer, and an insulating material substantially filling the remainder of the trench. A plurality of highly doped source regions of a second conductance type are disposed in the upper layer adjacent the upper portion of each trench, each source region extending from the upper surface to a depth in the upper layer selected to provide overlap between the source regions and the conductive material in the trenches.
    Type: Grant
    Filed: July 24, 2000
    Date of Patent: September 3, 2002
    Assignee: Fairchild Semiconductor Corporation
    Inventors: Jun Zeng, Gary M. Dolny, Christopher B. Kocon, Linda S. Brush
  • Patent number: 6433385
    Abstract: A trench MOS-gated device comprises a doped monocrystalline semiconductor substrate that includes an upper layer and is of a first conduction type. An extended trench in the substrate in the upper layer comprises two segments having differing widths relative to one another: a bottom segment of lesser width filled with a dielectric material, and an upper segment of greater width lined with a dielectric material and substantially filled with a conductive material, the filled upper segment of the trench forming a gate region. An extended doped zone of a second opposite conduction type extends from an upper surface into the upper layer of the substrate only on one side of the trench, and a doped well region of the second conduction type overlying a drain zone of the first conduction type is disposed in the upper layer on the opposite side of the trench.
    Type: Grant
    Filed: October 12, 2000
    Date of Patent: August 13, 2002
    Assignee: Fairchild Semiconductor Corporation
    Inventors: Christopher B. Kocon, Thomas E. Grebs, Joseph L. Cumbo, Rodney S. Ridley
  • Publication number: 20020056871
    Abstract: An improved trench MOS-gated device comprises a monocrystalline semiconductor substrate on which is disposed a doped upper layer. The upper layer includes at an upper surface a plurality of heavily doped body regions having a first polarity and overlying a drain region. The upper layer further includes at its upper surface a plurality of heavily doped source regions having a second polarity opposite that of the body regions A gate trench extends from the upper surface of the upper layer to the drain region and separates one source region from another. The trench has a floor and sidewalls comprising a layer of dielectric material and contains a conductive gate material filled to a selected level and an isolation layer of dielectric material that overlies the gate material and substantially fills the trench. The upper surface of the overlying layer of dielectric material in the trench is thus substantially coplanar with the upper surface of the upper layer.
    Type: Application
    Filed: November 9, 2001
    Publication date: May 16, 2002
    Applicant: HARRIS CORPORATION
    Inventors: Christopher B. Kocon, Jun Zeng
  • Patent number: 6376878
    Abstract: This disclosure describes variety of MOS gated devices constructed with alternating conductivity type lower zones. These zones are used for depleting charge when blocking voltage is applied. When alternating zones are incorporated in the devices they allow use of a much higher conductivity material for drain construction, which in turn reduces device on-resistance and improves their efficiency. The method of creation of these new innovative structures with very small sizes (cell pitches) is also proposed.
    Type: Grant
    Filed: February 11, 2000
    Date of Patent: April 23, 2002
    Assignee: Fairchild Semiconductor Corporation
    Inventor: Christopher B. Kocon
  • Patent number: 6373098
    Abstract: An improved trench-gated power device comprises a substrate having an overlying layer of epitaxial material disposed on an upper layer of the substrate, well regions containing source and body regions, a trench gate, and a drain region. The improvement comprises a gate trench having beneficially smooth sidewalls that comprise selectively grown epitaxial material and body regions that are recessed with respect to adjacent source regions. In a process for forming an improved trench-gated power device, a dielectric layer having an upper surface and thickness and width dimensions that substantially correspond to the height and width dimensions of a gate trench is formed on an upper layer of the substrate. A layer of epitaxial material is grown on the upper layer of the substrate and the dielectric layer and planarized to be substantially coplanar with the upper surface of the dielectric layer, which is then removed, thereby forming gate trench sidewalls that comprise selectively grown epitaxial material.
    Type: Grant
    Filed: May 25, 1999
    Date of Patent: April 16, 2002
    Assignee: Fairchild Semiconductor Corporation
    Inventors: Linda S. Brush, Jun Zeng, Christopher B. Kocon
  • Patent number: 6365942
    Abstract: An improved MOS-gated power device 300 with a substrate 101 having an upper layer 101a of doped monocrystalline silicon of a first conduction type that includes a doped well region 107 of a second conduction type. The substrate further includes at least one heavily doped source region 111 of the first conduction type disposed in a well region 107 at an upper surface of the upper layer, a gate region 106 having a conductive material 105 electrically insulated from the source region by a dielectric material, a patterned interlevel dielectric layer 112 on the upper surface overlying the gate and source regions 114, and a heavily doped drain region of the first conduction type 115. The improvement includes body regions 301 containing heavily doped polysilicon of the second conduction type disposed in a well region 107 at the upper surface of the monocrystalline substrate.
    Type: Grant
    Filed: December 6, 2000
    Date of Patent: April 2, 2002
    Assignee: Fairchild Semiconductor Corporation
    Inventors: Christopher B. Kocon, Rodney S. Ridley, Thomas E. Grebs
  • Patent number: 6351009
    Abstract: An improved trench MOS-gated device comprises a monocrystalline semiconductor substrate on which is disposed a doped upper layer. The upper layer includes at an upper surface a plurality of heavily doped body regions having a first polarity and overlying a drain region. The upper layer further includes at its upper surface a plurality of heavily doped source regions having a second polarity opposite that of the body regions A gate trench extends from the upper surface of the upper layer to the drain region and separates one source region from another. The trench has a floor and sidewalls comprising a layer of dielectric material and contains a conductive gate material filled to a selected level and an isolation layer of dielectric material that overlies the gate material and substantially fills the trench. The upper surface of the overlying layer of dielectric material in the trench is thus substantially coplanar with the upper surface of the upper layer.
    Type: Grant
    Filed: March 1, 1999
    Date of Patent: February 26, 2002
    Assignee: Fairchild Semiconductor Corporation
    Inventors: Christopher B. Kocon, Jun Zeng
  • Publication number: 20010001494
    Abstract: A power trench MOS-gated device includes a heavily doped semiconductor substrate, a doped upper layer of a first conduction type on the substrate, and a trench gate in the upper layer that comprises a conductive material separated from the upper layer by an insulating layer. An enhanced conductivity drain region underlies the trench gate, and a heavily doped source region of the first conduction type and a heavily doped body region of a second and opposite conduction type are disposed at an upper surface of the upper layer. A deep well region of the second conduction type underlies the source and body regions and extends below the trench gate and abuts the enhanced conductivity drain region. A process for forming a power trench MOS-gated device comprises providing a semiconductor substrate having a doped upper layer of a first conduction type.
    Type: Application
    Filed: April 1, 1999
    Publication date: May 24, 2001
    Inventor: CHRISTOPHER B. KOCON
  • Publication number: 20010000919
    Abstract: A trench MOS-gated device comprises a doped monocrystalline semiconductor substrate that includes an upper layer and is of a first conduction type. An extended trench in the upper layer of the substrate has a bottom portion filled with a dielectric material that forms a thick layer in the bottom of the trench. The upper portion of the trench is lined with a dielectric material and substantially filled with a conductive material, the filled upper portion of the trench forming a gate region. An extended doped zone of a second opposite conduction type extends from the upper surface into the upper layer on one side of the trench, and a doped well region of the second conduction type overlying a drain zone of the first conduction type is disposed in the upper layer on the opposite side of the trench. The drain zone is substantially insulated from the extended zone by the thick dielectric layer in the bottom portion of the trench.
    Type: Application
    Filed: November 30, 2000
    Publication date: May 10, 2001
    Applicant: HARRIS CORPORATION
    Inventor: Christopher B. Kocon
  • Patent number: 6198127
    Abstract: A trench MOS-gated device comprises a doped monocrystalline semiconductor substrate that includes an upper layer and is of a first conduction type. An extended trench in the upper layer of the substrate has a bottom portion filled with a dielectric material that forms a thick layer in the bottom of the trench. The upper portion of the trench is lined with a dielectric material and substantially filled with a conductive material, the filled upper portion of the trench forming a gate region. An extended doped zone of a second opposite conduction type extends from the upper surface into the upper layer on one side of the trench, and a doped well region of the second conduction type overlying a drain zone of the first conduction type is disposed in the upper layer on the opposite side of the trench. The drain zone is substantially insulated from the extended zone by the thick dielectric layer in the bottom portion of the trench.
    Type: Grant
    Filed: May 19, 1999
    Date of Patent: March 6, 2001
    Assignee: Intersil Corporation
    Inventor: Christopher B. Kocon
  • Patent number: 6188105
    Abstract: A high density MOS-gated device comprises a semiconductor substrate and a doped upper layer of a first conduction type disposed on the substrate. The upper layer comprises a heavily doped source region of the first conduction type and a doped well region of a second and opposite conduction type at an upper surface. The upper surface, which comprises a contact area for the source region, further includes a recessed portion that comprises a contact area for a heavily doped deep body region of the second conduction type in the upper layer underlying the recessed portion. The device further includes a trench gate disposed in the upper layer and comprising a conductive material separated from the upper layer by an insulating layer. A process for forming a high density MOS-gated device comprises providing a semiconductor substrate comprising a doped upper layer of a first conduction type.
    Type: Grant
    Filed: April 1, 1999
    Date of Patent: February 13, 2001
    Assignee: Intersil Corporation
    Inventors: Christopher B. Kocon, Jun Zeng
  • Patent number: 6107127
    Abstract: To form a shallow well MOSFET, an epitaxial layer is subjected to a blanket implant of impurities, so as to form a very shallow well region that defines a PN junction with the epitaxial layer. A field oxide layer is selectively formed on a portion of the shallow well region, and a gate insulator layer is formed on the exposed portion of the shallow well region contiguous with the field insulator layer. A polycrystalline silicon spacer-gate layer is non-selectively deposited on the field insulator layer and the gate insulator layer, forming a multiple thickness implant mask. The resulting structure is subjected to one or more high energy impurity implants, to overdose and thereby convert a portion of the shallow well region to the conductivity of the epitaxial layer. This extends the PN junction up to the surface of the well region beneath the gate insulator layer, thereby defining the length of the channel between the side edge of the field oxide layer and the extended PN junction.
    Type: Grant
    Filed: September 2, 1998
    Date of Patent: August 22, 2000
    Inventor: Christopher B. Kocon