Patents by Inventor Crocifisso Marco Antonio Renna
Crocifisso Marco Antonio Renna has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11894432Abstract: Various embodiments provide a vertical-conduction semiconductor device that includes: a silicon substrate having a front face and a rear face; a front-side structure arranged on the front face of the substrate, having at least one current-conduction region at the front face; and a back side metal structure, arranged on the rear face of the substrate, in electrical contact with the substrate and constituted by a stack of metal layers. The back side metal structure is formed by: a first metal layer; a silicide region, interposed between the rear face of the substrate and the first metal layer and in electrical contact with the aforesaid rear face; and a second metal layer arranged on the first metal layer.Type: GrantFiled: January 11, 2022Date of Patent: February 6, 2024Assignee: STMICROELECTRONICS S.r.l.Inventors: Crocifisso Marco Antonio Renna, Antonio Landi, Brunella Cafra
-
Patent number: 11837558Abstract: A process for manufacturing a strained semiconductor device envisages: providing a die of semiconductor material, in which elementary components of the semiconductor device have been integrated by means of initial front-end steps; and coupling, using the die-attach technique, the die to a support, at a coupling temperature. The aforesaid coupling step envisages selecting the value of the coupling temperature at a value higher than an operating temperature of use of the semiconductor device, and moreover selecting the material of the support so that it is different from the material of the die in order to determine, at the operating temperature, a coupling stress that is a function of the different values of the coefficients of thermal expansion of the materials of the die and of the support and of the temperature difference between the coupling temperature and the operating temperature.Type: GrantFiled: July 9, 2021Date of Patent: December 5, 2023Assignee: STMICROELECTRONICS S.r.l.Inventors: Santo Alessandro Smerzi, Michele Calabretta, Alessandro Sitta, Crocifisso Marco Antonio Renna, Giuseppe D'Arrigo
-
Patent number: 11756916Abstract: A method for soldering a die obtained using the semiconductor technique with a leadframe, comprising the steps of providing a leadframe, which has at least one surface made at least partially of copper; providing a die, which has at least one surface coated with a metal layer; applying to the surface a solder alloy comprising at least 40 wt % of tin or at least 50% of indium or at least 50% of gallium, without lead, and heating the alloy to a temperature of at least 380° C. to form a drop of solder alloy; providing a die, which has at least one surface coated with a metal layer; and setting the metal layer in contact with the drop of solder alloy to form the soldered connection with the leadframe. Moreover, a device obtained with said method is provided.Type: GrantFiled: September 16, 2022Date of Patent: September 12, 2023Assignee: STMICROELECTRONICS S.R.L.Inventors: Michele Calabretta, Crocifisso Marco Antonio Renna, Sebastiano Russo, Marco Alfio Torrisi
-
Publication number: 20230080594Abstract: A method for soldering a die obtained using the semiconductor technique with a leadframe, comprising the steps of providing a leadframe, which has at least one surface made at least partially of copper; providing a die, which has at least one surface coated with a metal layer; applying to the surface a solder alloy comprising at least 40 wt % of tin or at least 50% of indium or at least 50% of gallium, without lead, and heating the alloy to a temperature of at least 380° C. to form a drop of solder alloy; providing a die, which has at least one surface coated with a metal layer; and setting the metal layer in contact with the drop of solder alloy to form the soldered connection with the leadframe. Moreover, a device obtained with said method is provided.Type: ApplicationFiled: September 16, 2022Publication date: March 16, 2023Applicant: STMICROELECTRONICS S.R.L.Inventors: Michele CALABRETTA, Crocifisso Marco Antonio RENNA, Sebastiano RUSSO, Marco Alfio TORRISI
-
Patent number: 11482503Abstract: A method for soldering a die obtained using the semiconductor technique with a leadframe, comprising the steps of providing a leadframe, which has at least one surface made at least partially of copper; providing a die, which has at least one surface coated with a metal layer; applying to the surface a solder alloy comprising at least 40 wt % of tin or at least 50% of indium or at least 50% of gallium, without lead, and heating the alloy to a temperature of at least 380° C. to form a drop of solder alloy; providing a die, which has at least one surface coated with a metal layer; and setting the metal layer in contact with the drop of solder alloy to form the soldered connection with the leadframe. Moreover, a device obtained with said method is provided.Type: GrantFiled: March 6, 2020Date of Patent: October 25, 2022Assignee: STMICROELECTRONICS S.r.l.Inventors: Michele Calabretta, Crocifisso Marco Antonio Renna, Sebastiano Russo, Marco Alfio Torrisi
-
Publication number: 20220246735Abstract: Various embodiments provide a vertical-conduction semiconductor device that includes: a silicon substrate having a front face and a rear face; a front-side structure arranged on the front face of the substrate, having at least one current-conduction region at the front face; and a back side metal structure, arranged on the rear face of the substrate, in electrical contact with the substrate and constituted by a stack of metal layers. The back side metal structure is formed by: a first metal layer; a silicide region, interposed between the rear face of the substrate and the first metal layer and in electrical contact with the aforesaid rear face; and a second metal layer arranged on the first metal layer.Type: ApplicationFiled: January 11, 2022Publication date: August 4, 2022Applicant: STMICROELECTRONICS S.r.l.Inventors: Crocifisso Marco Antonio RENNA, Antonio LANDI, Brunella CAFRA
-
Publication number: 20210335730Abstract: A process for manufacturing a strained semiconductor device envisages: providing a die of semiconductor material, in which elementary components of the semiconductor device have been integrated by means of initial front-end steps; and coupling, using the die-attach technique, the die to a support, at a coupling temperature. The aforesaid coupling step envisages selecting the value of the coupling temperature at a value higher than an operating temperature of use of the semiconductor device, and moreover selecting the material of the support so that it is different from the material of the die in order to determine, at the operating temperature, a coupling stress that is a function of the different values of the coefficients of thermal expansion of the materials of the die and of the support and of the temperature difference between the coupling temperature and the operating temperature.Type: ApplicationFiled: July 9, 2021Publication date: October 28, 2021Applicant: STMICROELECTRONICS S.r.l.Inventors: Santo Alessandro SMERZI, Michele CALABRETTA, Alessandro SITTA, Crocifisso Marco Antonio RENNA, Giuseppe D'ARRIGO
-
Patent number: 11075172Abstract: A process for manufacturing a strained semiconductor device envisages: providing a die of semiconductor material, in which elementary components of the semiconductor device have been integrated by means of initial front-end steps; and coupling, using the die-attach technique, the die to a support, at a coupling temperature. The aforesaid coupling step envisages selecting the value of the coupling temperature at a value higher than an operating temperature of use of the semiconductor device, and moreover selecting the material of the support so that it is different from the material of the die in order to determine, at the operating temperature, a coupling stress that is a function of the different values of the coefficients of thermal expansion of the materials of the die and of the support and of the temperature difference between the coupling temperature and the operating temperature.Type: GrantFiled: April 19, 2019Date of Patent: July 27, 2021Assignee: STMICROELECTRONICS S.r.l.Inventors: Santo Alessandro Smerzi, Michele Calabretta, Alessandro Sitta, Crocifisso Marco Antonio Renna, Giuseppe D'Arrigo
-
Publication number: 20200294950Abstract: A method for soldering a die obtained using the semiconductor technique with a leadframe, comprising the steps of providing a leadframe, which has at least one surface made at least partially of copper; providing a die, which has at least one surface coated with a metal layer; applying to the surface a solder alloy comprising at least 40 wt % of tin or at least 50% of indium or at least 50% of gallium, without lead, and heating the alloy to a temperature of at least 380° C. to form a drop of solder alloy; providing a die, which has at least one surface coated with a metal layer; and setting the metal layer in contact with the drop of solder alloy to form the soldered connection with the leadframe. Moreover, a device obtained with said method is provided.Type: ApplicationFiled: March 6, 2020Publication date: September 17, 2020Inventors: Michele CALABRETTA, Crocifisso Marco Antonio RENNA, Sebastiano RUSSO, Marco Alfio TORRISI
-
Publication number: 20190326231Abstract: A process for manufacturing a strained semiconductor device envisages: providing a die of semiconductor material, in which elementary components of the semiconductor device have been integrated by means of initial front-end steps; and coupling, using the die-attach technique, the die to a support, at a coupling temperature. The aforesaid coupling step envisages selecting the value of the coupling temperature at a value higher than an operating temperature of use of the semiconductor device, and moreover selecting the material of the support so that it is different from the material of the die in order to determine, at the operating temperature, a coupling stress that is a function of the different values of the coefficients of thermal expansion of the materials of the die and of the support and of the temperature difference between the coupling temperature and the operating temperature.Type: ApplicationFiled: April 19, 2019Publication date: October 24, 2019Inventors: Santo Alessandro SMERZI, Michele CALABRETTA, Alessandro SITTA, Crocifisso Marco Antonio RENNA, Giuseppe D'ARRIGO
-
Patent number: 9777317Abstract: A microfluidic device (1000-1005), comprising: a semiconductor body (2) having a first side (2a) and a second side (2b) opposite to one another, and housing, at the first side, a plurality of wells (4), having a first depth; an inlet region (30) forming an entrance point for a fluid to be supplied to the wells; a main channel (6a) fluidically connected to the inlet region, and having a second depth; and a plurality of secondary channels (6b) fluidically connecting the main channel to a respective well, and having a third depth. The first depth is higher than the second depth, which in turn is higher than the third depth.Type: GrantFiled: August 1, 2013Date of Patent: October 3, 2017Assignees: STMicroelectronics S.r.l., bioMérieux S.A.Inventors: Giuseppe Emanuele Spoto, Luigi Giuseppe Occhipinti, Cristian Dall'Oglio, Crocifisso Marco Antonio Renna, Laurent Drazek
-
Patent number: 9190539Abstract: An embodiment of a die comprising: a semiconductor body including a front side, a back side, and a lateral surface; an electronic device, formed in said semiconductor body and including an active area facing the front side; a vertical conductive connection, extending through the semiconductor body and defining a conductive path between the front side and the back side of the semiconductor body; and a conductive contact, defining a conductive path on the front side of the semiconductor body, between the active area and the vertical conductive connection, wherein the vertical conductive connection is formed on the lateral surface of the die, outside the active area.Type: GrantFiled: January 20, 2015Date of Patent: November 17, 2015Assignee: STMICROELECTRONICS S.R.L.Inventor: Crocifisso Marco Antonio Renna
-
Publication number: 20150140719Abstract: An embodiment of a die comprising: a semiconductor body including a front side, a back side, and a lateral surface; an electronic device, formed in said semiconductor body and including an active area facing the front side; a vertical conductive connection, extending through the semiconductor body and defining a conductive path between the front side and the back side of the semiconductor body; and a conductive contact, defining a conductive path on the front side of the semiconductor body, between the active area and the vertical conductive connection, wherein the vertical conductive connection is formed on the lateral surface of the die, outside the active area.Type: ApplicationFiled: January 20, 2015Publication date: May 21, 2015Inventor: CROCIFISSO MARCO ANTONIO RENNA
-
Patent number: 9018730Abstract: A galvanic-isolated coupling of circuit portions is accomplished on the basis of a stacked chip configuration. The semiconductor chips thus can be fabricated on the basis of any appropriate process technology, thereby incorporating one or more coupling elements, such as primary or secondary coils of a micro transformer, wherein the final characteristics of the micro transformer are adjusted during the wafer bond process.Type: GrantFiled: April 3, 2012Date of Patent: April 28, 2015Assignee: STMicroelectronics S.r.l.Inventors: Crocifisso Marco Antonio Renna, Antonino Scuderi, Carlo Magro, Nunzio Spina, Egidio Ragonese, Barbaro Marano, Giuseppe Palmisano
-
Patent number: 8970006Abstract: An embodiment of a die comprising: a semiconductor body including a front side, a back side, and a lateral surface; an electronic device, formed in said semiconductor body and including an active area facing the front side; a vertical conductive connection, extending through the semiconductor body and defining a conductive path between the front side and the back side of the semiconductor body; and a conductive contact, defining a conductive path on the front side of the semiconductor body, between the active area and the vertical conductive connection, wherein the vertical conductive connection is formed on the lateral surface of the die, outside the active area.Type: GrantFiled: June 15, 2011Date of Patent: March 3, 2015Assignee: STMicroelectronics S.R.L.Inventor: Crocifisso Marco Antonio Renna
-
Publication number: 20140038193Abstract: A microfluidic device (1000-1005), comprising: a semiconductor body (2) having a first side (2a) and a second side (2b) opposite to one another, and housing, at the first side, a plurality of wells (4), having a first depth; an inlet region (30) forming an entrance point for a fluid to be supplied to the wells; a main channel (6a) fluidically connected to the inlet region, and having a second depth; and a plurality of secondary channels (6b) fluidically connecting the main channel to a respective well, and having a third depth. The first depth is higher than the second depth, which in turn is higher than the third depth.Type: ApplicationFiled: August 1, 2013Publication date: February 6, 2014Applicants: bioMérieux S.A., STMicroelectronics S.r.l.Inventors: Giuseppe Emanuele SPOTO, Luigi Giuseppe OCCHIPINTI, Cristian DALL'OGLIO, Crocifisso Marco Antonio RENNA, Laurent DRAZEK
-
Publication number: 20120256290Abstract: A galvanic-isolated coupling of circuit portions is accomplished on the basis of a stacked chip configuration. The semiconductor chips thus can be fabricated on the basis of any appropriate process technology, thereby incorporating one or more coupling elements, such as primary or secondary coils of a micro transformer, wherein the final characteristics of the micro transformer are adjusted during the wafer bond process.Type: ApplicationFiled: April 3, 2012Publication date: October 11, 2012Applicant: STMICROELECTRONICS S.R.L.Inventors: Crocifisso Marco Antonio Renna, Antonino Scuderi, Carlo Magro, Nunzio Spina, Egidio Ragonese, Barbaro Marano, Giuseppe Palmisano
-
Publication number: 20120023841Abstract: A rooftop tiling system may include multi-functional roof tiles integrating photovoltaic and thermal converters for solar energy. The tiles allow a heat transfer fluid to circulate through inner flow channels of the tiles, and light concentration photovoltaic modules may be present atop the tiles together with a transmission or light reflection focusing device.Type: ApplicationFiled: July 26, 2011Publication date: February 2, 2012Applicant: STMicroelectronics S.r.IInventor: CROCIFISSO MARCO ANTONIO RENNA
-
Patent number: 8101448Abstract: A method manufactures a gas sensor integrated on a semiconductor substrate. The method includes: realizing a first plurality of openings in the semiconductor substrate; realizing a crystalline silicon membrane suspended on the semiconductor substrate, forming an insulating cavity buried in the substrate; realizing a second plurality of openings in the semiconductor substrate, so as to totally suspend on the semiconductor substrate the crystalline silicon membrane; realizing, through a thermal oxidation process of the totally suspended crystalline silicon membrane, a suspended dielectric membrane; realizing, through selective photolithography, a heating element; realizing, through selective photolithography, electrodes and a pair of electric contacts; and selectively realizing, above the electrodes, a sensitive element by compacting layers of metallic oxide through a sintering process generated in the gas sensor by connecting the electrodes to a voltage generator.Type: GrantFiled: March 27, 2009Date of Patent: January 24, 2012Assignee: STMicroelectronics S.r.l.Inventors: Crocifisso Marco Antonio Renna, Alessandro Auditore, Alessio Romano, Sebastiano Ravesi
-
Publication number: 20110304024Abstract: An embodiment of a die comprising: a semiconductor body including a front side, a back side, and a lateral surface; an electronic device, formed in said semiconductor body and including an active area facing the front side; a vertical conductive connection, extending through the semiconductor body and defining a conductive path between the front side and the back side of the semiconductor body; and a conductive contact, defining a conductive path on the front side of the semiconductor body, between the active area and the vertical conductive connection, wherein the vertical conductive connection is formed on the lateral surface of the die, outside the active area.Type: ApplicationFiled: June 15, 2011Publication date: December 15, 2011Applicant: STMicroelectrionic S.r.l.Inventor: Crocifisso Marco Antonio RENNA