Patents by Inventor Dan H. Wolaver

Dan H. Wolaver has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).

  • Patent number: 7035325
    Abstract: A jitter measurement method using a down-mixing or down-converting topology in a jitter measurement system preserves the jitter UI rather than the jitter seconds. An input serial data stream at a high baud is mixed with a stable local oscillator frequency that is close to that of the high baud. The difference between the high baud and the local oscillator frequency is passed by a filter as a lower rate serial stream. A clock recovery circuit recovers a lower rate clock from the lower rate serial stream, or an amplitude modulation removal stage converts the lower rate serial stream to a lower rate NRZ signal, or the lower rate serial signal is digitized. Jitter measurement is performed by a jitter measurement stage on the lower rate clock, the lower rate NRZ signal, or the digitized lower rate serial signal.
    Type: Grant
    Filed: May 25, 2001
    Date of Patent: April 25, 2006
    Assignee: Tektronix, Inc.
    Inventors: Jeffrey A. Kleck, Dan H. Wolaver, Daniel G. Knierim
  • Patent number: 6608875
    Abstract: A clock recovery system includes a source of a data signal having transitions, an injection-locked oscillator having a free-running frequency and generating a clock signal, and a free-running frequency adjustment circuit. The free running frequency adjustment circuit includes a transition density detector for detecting the density of the transitions in the data signal; a phase error detector for detecting the phase error between the clock signal and the data signal; and a correlator for adjusting the free-running frequency of the injection locked oscillator in response to the correlation between the detected transition density in the data signal and the phase error between the data signal and the local oscillator.
    Type: Grant
    Filed: May 2, 2000
    Date of Patent: August 19, 2003
    Assignee: Tektronix, Inc.
    Inventor: Dan H. Wolaver
  • Publication number: 20020176491
    Abstract: A jitter measurement method using a down-mixing or down-converting topology in a jitter measurement system preserves the jitter UI rather than the jitter seconds. An input serial data stream at a high baud, after conversion from NRZ to RZ if necessary, is mixed with a stable local oscillator frequency that is close to that of the high baud. The difference between the high baud and the local oscillator frequency is passed by a filter to a clock recovery circuit, to an amplitude modulation removal stage or to a digitizer as a lower rate serial stream. The clock recovery circuit recovers a lower rate clock from the lower rate serial stream upon which the jitter measurement is performed by a jitter measurement stage. The amplitude modulation removal stage converts the lower rate serial stream to a lower rate NRZ signal upon which the jitter measurement is performed directly by the jitter measurement stage or via the clock recover circuit.
    Type: Application
    Filed: May 25, 2001
    Publication date: November 28, 2002
    Inventors: Jeffrey A. Kleck, Dan H. Wolaver, Daniel G. Knierim
  • Patent number: 6369659
    Abstract: A clock recovery system includes a source of a data signal, and a free-running frequency adjustment circuit. The free-running frequency adjustment circuit includes an injection-locked oscillator having a free-running frequency and generating a clock signal and a phase locked loop, coupled in parallel with the injection locked oscillator, and generating a control signal adjusting the free running frequency of the injection locked oscillator.
    Type: Grant
    Filed: June 29, 2000
    Date of Patent: April 9, 2002
    Assignee: Tektronix, Inc.
    Inventors: Donald J. Delzer, Dan H. Wolaver
  • Patent number: 6255866
    Abstract: A digital phase synthesizer includes a source of successive phase data signals. An interpolator generates successive edge placement data signals in response to each of the successive phase data signals. A phase modulator generates an output clock signal having edges placed at times determined by the successive edge placement data signals. Similarly, a digital phase analyzer includes a source of an serial binary input signal having edges. A phase demodulator generates successive data signals representing the location of each edge of the serial binary input signal. A decimator generates phase data signals at a lower rate than the edges of the serial binary input signal.
    Type: Grant
    Filed: May 28, 1999
    Date of Patent: July 3, 2001
    Assignee: Tektronix, Inc.
    Inventors: Dan H. Wolaver, Daniel G. Knierim
  • Patent number: 5627500
    Abstract: A phase modulator circuit and method for generating an output signal having individually positionable edges is described. The phase modulator includes a programmable pulse generator, such as an interval counter, a delay, or a ring oscillator for producing the output signal, and a control value source, such as a memory, for delivering a sequence of control values to the generator. The control values determine the time between successive output pulses. A programmable interval counter includes a free running counter, the output of which is compared to a control value, preferably stored as a modulo data value, to generate an output pulse. A first programmable delay circuit includes a ring oscillator having plural delay lines for fine control of edge positioning. To fully synchronize the delay circuit to a coarse control interval counter, the clock input to the interval counter can be provided by the ring oscillator.
    Type: Grant
    Filed: December 26, 1995
    Date of Patent: May 6, 1997
    Assignee: Tektronix, Inc.
    Inventors: Dan H. Wolaver, Daniel G. Knierim
  • Patent number: 5608731
    Abstract: An SRTS clock recovery apparatus and method are provided. The apparatus broadly includes a controllable destination node clock generator such as a digitally controllable oscillator, a block for generating a local RTS-related value from the destination node clock and the system reference clock, and a comparator which compares the incoming RTS-related value to the local RTS related value to provide a feedback error or control signal which is used to adjust the controllable clock generator. If desired, a filter which filters the error signal can be provided in the loop. With the feedback loop as provided, when the destination node clock is faster than the source clock, the error signal will cause the destination node clock to slow, and vice versa.
    Type: Grant
    Filed: March 31, 1995
    Date of Patent: March 4, 1997
    Assignee: TranSwitch Corporation
    Inventors: Daniel C. Upp, Dan H. Wolaver
  • Patent number: 5481230
    Abstract: A phase modulator circuit and method for generating an output signal having individually positionable edges is described. The phase modulator includes a programmable pulse generator, such as an interval counter, or a delay for producing the output signal, and a control value source, such as a memory, for delivering a sequence of control values to the generator. The control values determine the time between successive output pulses.
    Type: Grant
    Filed: November 14, 1994
    Date of Patent: January 2, 1996
    Assignee: Tektronix, Inc.
    Inventors: Paul Chang, Dan H. Wolaver, J. Howell Mitchell, Jr.
  • Patent number: 5321369
    Abstract: The phase range of a phase detector is extended while maintaining its modulation bandwidth and linearity. The range is widened by dividing down the frequencies to be compared. Clocked delay lines create sequentially delayed multiple-phase signals which are applied to a plurality of component phase detectors. The outputs of each of the component phase detectors are summed to restore the frequency of the original clock signals to the output components. This technique is especially useful in high-speed phase detectors.
    Type: Grant
    Filed: July 28, 1992
    Date of Patent: June 14, 1994
    Assignee: Microwave Logic, Inc.
    Inventor: Dan H. Wolaver
  • Patent number: 5297180
    Abstract: A digital clock dejitter circuit has a RAM for receiving an incoming gapped signal, a digital, fractional RAM fullness gauge for tracking the average input and output rates to and from the RAM and for generating therefrom a control indication, and a controllable digital frequency generator for receiving a fast clock signal and the control indication, and for providing therefrom a substantially jitter-free clock signal at the same nominal rate as the incoming gapped signal. The RAM fullness gauge has write and read counters which track the movement of data into and out of the RAM, and a subtractor for taking the difference of the counters to obtain the integer value of the RAM depth. The controllable digital frequency generator has an adder, a register, and a fast clock counter (FCC) which provides the fullness gauge with a fractional digital indication of the RAM depth.
    Type: Grant
    Filed: December 10, 1991
    Date of Patent: March 22, 1994
    Assignee: TranSwitch Corporation
    Inventors: Daniel C. Upp, Dan H. Wolaver
  • Patent number: 4902920
    Abstract: A linear three-state phase detector capable of accurately responding to simultaneous input signals has its linear range extended by uniquely sensing cycle slip and stepping a binary up-down counter. The cycle slip detector is capable of handling simultaneous inputs by determining that a resulting change of the three-state phase detector output occurs after a predetermined time after an input signal.
    Type: Grant
    Filed: September 26, 1988
    Date of Patent: February 20, 1990
    Assignee: General Signal Corporation
    Inventor: Dan H. Wolaver
  • Patent number: 4682116
    Abstract: A phase locked loop circuit for high frequency digital electronic signals is provided which includes a loop filter having a substantially infinite bandwidth and wherein the sum of the frequency comparator and phase comparator output signals is actively integrated by an operational amplifier and summed with a flat, passively attenuated signal from the phase comparator. The PLL circuit includes a phase comparator having a full adder employing current mode logic so as to reduce parasitic capacitances and stray voltages, a frequency comparator having an additional, final flip-flop means out of the final combinatorial logic so as to retain the polarity of the final waveform transition, and an inhibiting circuit to disable the output of the final flip-flop of the frequency comparator when phase lock is attained by adding a complementary signal thereto.
    Type: Grant
    Filed: August 1, 1985
    Date of Patent: July 21, 1987
    Assignee: General Signal Corporation
    Inventors: Dan H. Wolaver, Warren E. Little
  • Patent number: 4590602
    Abstract: A wide range, variable rate clock recovery circuit for NRZ data is provided having a PLL and a frequency synthesizer which share control of a common VCO in single loop realization. Narrow PLL bandwidths and short acquisition time may be achieved employing the frequency synthesizer to initially control the VCO to produce an estimate of the data frequency which is accurate to within the bandwidth of the PLL. Once this VCO frequency is attained, the PLL disables the frequency synthesizer control of the VCO and provides fine tuning control of the VCO output frequency itself. Single loop realization is achieved with a wide range VCO which includes a narrow range VCO, a frequency divider, and an auto-ranging circuit.
    Type: Grant
    Filed: August 18, 1983
    Date of Patent: May 20, 1986
    Assignee: General Signal
    Inventor: Dan H. Wolaver
  • Patent number: 4587496
    Abstract: A PLL frequency detector or comparator is provided having an up-down counter, responsive to beat signals produced by the input periodic waveforms of the VCO reference signals and the input data signals, to produce top and bottom output signals which enable multivibrators connected to each of the input signal lines to transmit overflow and underflow output pulses, whose sum is proportional to the difference in frequency of the input signals up to a predetermined maximum level, as control signals for the PLL loop filter. The up-down counter may include three or more states with buffer states which prevent generation of overflow or underflow output signals when the PLL is within a predetermined region of phase-lock and the sign of the beat signal oscillates.
    Type: Grant
    Filed: September 12, 1984
    Date of Patent: May 6, 1986
    Assignee: General Signal Corporation
    Inventor: Dan H. Wolaver
  • Patent number: 4547747
    Abstract: A phase locked loop circuitry for high frequency digital electronic signals is provided which includes a loop filter having a substantially infinite bandwidth and wherein the sum of the frquency comparator and phase comparator output signals is actively integrated by an operational amplifier and summed with a flat, passively attenuated signal from the phase comparator. The PLL circuit includes a phase comparator having a full adder employing current mode logic so as to reduce parasitic capacitances and stray voltages, a frequency comparator having an additional, final flip-flop means out of the final combinatorial logic so as to retain the polarity of the final waveform transition, and an inhibiting circuit to disable the output of the final flip-flop of the frequency comparator when phase lock is attained by adding a complementary signal thereto.
    Type: Grant
    Filed: March 11, 1983
    Date of Patent: October 15, 1985
    Assignee: General Signal Corporation
    Inventors: Dan H. Wolaver, Warren E. Little
  • Patent number: 4161635
    Abstract: An address verification system is described for use in a communications system comprising a transmission path (14) having sequence of remote stations (1, 2, ... n) distributed therealong. After accessing the desired station, a loop-back (32) is established at the addressed station to a second transmission path (15) having a second sequence of stations (1', 2' ... n'). Verification is obtained by transmitting a series of p+1 signal bursts, where p is the total number of stations in the loop-back path. By designing each station so that it deletes one of the signal bursts, a single burst will be received at a verification detector (23) when and if the proper station is addressed. It is an advantage of the invention that it can be used with all types of communication systems. It is a further advantage that it permits the use of identical repeaters at all the remote stations.
    Type: Grant
    Filed: July 31, 1978
    Date of Patent: July 17, 1979
    Assignee: Bell Telephone Laboratories, Incorporated
    Inventor: Dan H. Wolaver